- 您现在的位置：买卖IC网 > PDF目录17406 > ADP1877HC-EVALZ (Analog Devices Inc)BOARD EVALUATION 13A ADP1877 PDF资料下载
参数资料
| 型号： | ADP1877HC-EVALZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 25/32页 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION 13A ADP1877 |
| 标准包装： | 1 |
| 主要目的： | DC/DC，步降 |
| 输出及类型： | 2，非隔离 |
| 输出电压： | 1.05V，1.8V |
| 电流 - 输出： | 13A |
| 输入电压： | 6 ~ 14 V |
| 稳压器拓扑结构： | 降压 |
| 频率 - 开关： | 600kHz |
| 板类型： | 完全填充 |
| 已供物品： | 板 |
| 已用 IC / 零件： | ADP1877 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页
Data Sheet
PCB LAYOUT GUIDELINE
In any switching converter, there are some circuit paths that
carry high dI/dt, which can create spikes and noise. Some
circuit paths are sensitive to noise, while other circuits carry
VIN
ADP1877
high dc current and can produce significant IR voltage drops.
The key to proper PCB layout of a switching converter is to
identify these critical paths and arrange the components and
the copper area accordingly. When designing PCB layouts,
be sure to keep high current loops small. In addition, keep
DH1 23
SW1 24
DL1 21
M1
M2
L1
CIN1
V OUT1
COUT1
compensation and feedback components away from the switch
nodes and their associated components.
PGND1 22
PGND2 19
PGND PLANE
The following is a list of recommended layout practices for the
synchronous buck controller, arranged by decreasing order of
importance.
MOSFETS, INPUT BULK CAPACITOR, AND BYPASS
CAPACITOR
DL2 20
SW2 17
DH2 18
ADP1877
M4
M3
CIN2
L2
COUT2
V OUT2
The current waveform in the top and bottom FETs is a pulse
with very high dI/dt; therefore, the path to, through, and from
each individual FET should be as short as possible, and the two
paths should be commoned as much as possible. In designs that
use a pair of D-Pak or a pair of SO-8 FETs on one side of the
PCB, it is best to counter-rotate the two so that the switch node
is on one side of the pair, and the high-side drain can be
bypassed to the low side source with a suitable ceramic bypass
capacitor, placed as close as possible to the FETs. This minimizes
the inductance around this loop through the FETs and
capacitor. The recommended bypass ceramic capacitor values
range from 1 μF to 22 μF, depending upon the output current.
This bypass capacitor is usually connected to a larger value bulk
filter capacitor and should be grounded to the PGNDx plane.
HIGH CURRENT AND CURRENT SENSE PATHS
Part of the ADP1877 architecture is sensing the current across
the low-side FET between the SWx and PGNDx pins. The
switching GND currents of one channel creates noise and can
be picked up by the other channel. It is essential to keep the
SW1/SW2 and PGND1/PGND2 traces as short as possible and
placed very close to the FETs to achieve accurate current
sensing. The following schematic illustrates the proper
connection technique for the SW1/SW2, PGND1/PGND2, and
PGNDx plane. Note that PGND1 and PGND2 are only jointed
at the PGND plane.
VIN
Figure 40. Grounding Technique for Two Channels
SIGNAL PATHS
The negative terminals of AGND, VIN bypass, compensation
components, soft start capacitor, and the bottom end of the
output feedback divider resistors should be tied to an almost
isolated small AGND plane. These connections should attach
from their respective pins to the AGND plane; these
connections should be as short as possible. No high current or
high dI/dt signals should be connected to this AGND plane.
The AGND area should be connected through one wide trace to
the negative terminal of the output filter capacitors.
PGND PLANE
The PGNDx pin handles a high dI/dt gate drive current returning
from the source of the low side MOSFET. The voltage at this pin
also establishes the 0 V reference for the overcurrent limit
protection function and the ILIMx pin. A PGND plane should
connect the PGNDx pin and the VDL bypass capacitor, 1 μF,
through a wide and direct path to the source of the low side
MOSFET. The placement of CIN is critical for controlling
ground bounce. The negative terminal of CIN must be placed
very close to the source of the low-side MOSFET.
FEEDBACK AND CURRENT - LIMIT SENSE PATHS
Avoid long traces or large copper areas at the FBx and ILIMx
pins, which are low signal level inputs that are sensitive to
capacitive and inductive noise pickup. It is best to position any
series resistors and capacitors as close as possible to these pins.
Avoid running these traces close and/or parallel to high dI/dt
traces.
Rev. D | Page 25 of 32
相关PDF资料 |
PDF描述 |
|---|---|
| EYM06DTMD-S189 | CONN EDGECARD 12POS R/A .156 SLD |
| LM4040B30IDBZR | IC VREF SHUNT PREC 3V SOT-23-3 |
| RBB05DHFD | CONN EDGECARD 10POS .050 SMD |
| ADP2108-2.5-EVALZ | BOARD EVALUATION ADP2108 2.5V |
| LQH43CN4R7M03L | INDUCTOR 4.7UH 20% 750MA 1812 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP1878 | 制造商:AD 制造商全称:Analog Devices 功能描述:Synchronous Buck Controller |
| ADP1878-0.3-EVALZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Synchronous Buck Controller |
| ADP1878-0.6-EVALZ | 功能描述:BOARD EVAL FOR ADP1878-0.6 RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:* 标准包装:1 系列:- 主要目的:DC/DC，步降 输出及类型:1，非隔离 功率 - 输出:- 输出电压:3.3V 电流 - 输出:3A 输入电压:4.5 V ~ 28 V 稳压器拓扑结构:降压 频率 - 开关:250kHz 板类型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名称:497-12113STEVAL-ISA094V1-ND |
| ADP1878-1.0-EVALZ | 功能描述:BOARD EVAL FOR ADP1878-1.0 RoHS:是 类别:编程器，开发系统 >> 评估板 - DC/DC 与 AC/DC（离线）SMPS 系列:* 标准包装:1 系列:- 主要目的:DC/DC，步降 输出及类型:1，非隔离 功率 - 输出:- 输出电压:3.3V 电流 - 输出:3A 输入电压:4.5 V ~ 28 V 稳压器拓扑结构:降压 频率 - 开关:250kHz 板类型:完全填充 已供物品:板 已用 IC / 零件:L7981 其它名称:497-12113STEVAL-ISA094V1-ND |
| ADP1878ACPZ-0.3-R7 | 功能描述:IC REG CTRLR BUCK PWM CM 14LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 特色产品:LM3753/54 Scalable 2-Phase Synchronous Buck Controllers 标准包装:1 系列:PowerWise® PWM 型:电压模式 输出数:1 频率 - 最大:1MHz 占空比:81% 电源电压:4.5 V ~ 18 V 降压:是 升压:无 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-5°C ~ 125°C 封装/外壳:32-WFQFN 裸露焊盘 包装:Digi-Reel® 产品目录页面:1303 (CN2011-ZH PDF) 其它名称:LM3754SQDKR |
发布紧急采购，3分钟左右您将得到回复。