参数资料
型号: ADSP-21065LKSZ-240
厂商: Analog Devices Inc
文件页数: 8/44页
文件大小: 0K
描述: IC DSP CONTROLLR 544KBIT 208MQFP
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: 主机接口,串行端口
时钟速率: 60MHz
非易失内存: 外部
芯片上RAM: 64kB
电压 - 输入/输出: 3.30V
电压 - 核心: 3.30V
工作温度: 0°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 208-BFQFP
供应商设备封装: 208-MQFP(28x28)
包装: 托盘
其它名称: ADSP-21065LKSZ240
ADSP-21065LKSZ240-ND
REV. C
ADSP-21065L
–16–
Memory Read—Bus Master
Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN.
These specifications apply when the ADSP-21065L is the bus master when accessing external memory space. These switching
characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write—Bus Master below). If these
timing requirements are met, the synchronous read/write timing can be ignored (and vice versa). An exception to this is the ACK pin
timing requirements as described in the note below.
Parameter
Min
Max
Unit
Timing Requirements:
tDAD
Address, Selects Delay to Data Valid
1, 2
28.0 + 32 DT + W
ns
tDRLD
RD Low to Data Valid1
24.0 + 26 DT + W
ns
tHDA
Data Hold from Address Selects
3
0.0
ns
tHDRH
Data Hold from
RD High3
0.0
ns
tDAAK
ACK Delay from Address, Selects
2, 3
24.0 + 30 DT + W
ns
tDSAK
ACK Delay from
RD Low3
19.5 + 24 DT + W
ns
Switching Characteristics:
tDRHA
Address, Selects Hold After
RD High
–1.0 + H
ns
tDARL
Address, Selects to
RD Low2
3.0 + 6 DT
ns
tRW
RD Pulsewidth
25.0 + 26 DT + W
ns
tRWR
RD High to WR, RD Low
4.5 + 6 DT + HI
ns
tRDGL
RD High to DMAGx Low
11.0 +12 DT + HI
ns
W = (number of wait states specified in WAIT register)
tCK.
HI = tCK (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
H = tCK (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).
NOTES
1Data Delay/Setup: User must meet t
DAD or to tDRLD or synchronous specification tSSDATI.
2The falling edge of
MSx, SW, BMS, are referenced.
3ACK is not sampled on external memory accesses that use the Internal wait state mode. For the first CLKIN cycle of a new external memory access, ACK must be
valid by tDAAK or tDSAK or synchronous specification tSACKC for wait state modes External, Either, or Both (Both, if the internal wait state is zero). For the second and
subsequent cycles of a wait stated external memory access, synchronous specifications t SACKC and tHACKC must be met for wait state modes External, Either, or Both
(Both, after internal wait states have completed).
WR
ACK
DATA
RD
ADDRESS
MSx , SW
BMS
tDARL
tRW
tDAAK
tRWR
tDRHA
tDSAK
DMAG
tHDRH
tRDGL
tDRLD
tDAD
tHDA
Figure 11. Memory Read—Bus Master
相关PDF资料
PDF描述
GEC07DRTI CONN EDGECARD 14POS DIP .100 SLD
TAP106M035DCS CAP TANT 10UF 35V 20% RADIAL
HMM36DRTF CONN EDGECARD 72POS DIP .156 SLD
VI-B12-CW-B1 CONVERTER MOD DC/DC 15V 100W
VE-21K-CY-F3 CONVERTER MOD DC/DC 40V 50W
相关代理商/技术参数
参数描述
ADSP-21065LKSZ-264 功能描述:IC DSP CONTROLL 544KBIT 208-MQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-2106X 制造商:AD 制造商全称:Analog Devices 功能描述:DSP Microcomputer Family
ADSP-2109 制造商:AD 制造商全称:Analog Devices 功能描述:Low Cost DSP Microcomputers
ADSP-2109KP-80 制造商:AD 制造商全称:Analog Devices 功能描述:Low Cost DSP Microcomputers
ADSP-2109LKP-55 制造商:AD 制造商全称:Analog Devices 功能描述:Low Cost DSP Microcomputers