- 您现在的位置：买卖IC网 > PDF目录1899 > ADSP-21489BSWZ-3B (Analog Devices Inc)IC CCD SIGNAL PROCESSOR 176LQFP PDF资料下载
参数资料
| 型号： | ADSP-21489BSWZ-3B |
| 厂商： | Analog Devices Inc |
| 文件页数： | 3/68页 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 176LQFP |
| 标准包装： | 1 |
| 系列： | SHARC® |
| 类型： | 浮点 |
| 接口： | EBI/EMI，DAI，I²C，SPI，SPORT，UART/USART |
| 时钟速率： | 350MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 5Mb |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.10V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 176-LQFP 裸露焊盘 |
| 供应商设备封装： | 176-LQFP-EP（24x24） |
| 包装： | 托盘 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
Rev. B
|
Page 11 of 68
|
March 2013
Delay Line DMA
The processor provides delay line DMA functionality. This
allows processor reads and writes to external delay line buffers
(and hence to external memory) with limited core interaction.
Scatter/Gather DMA
The processor provides scatter/gather DMA functionality. This
allows processor DMA reads/writes to/from non contiguous
memory blocks.
FFT Accelerator
The FFT accelerator implements a radix-2 complex/real input,
complex output FFT with no core intervention. The FFT accel-
erator runs at the peripheral clock frequency.
FIR Accelerator
The FIR (finite impulse response) accelerator consists of a 1024
word coefficient memory, a 1024 word deep delay line for the
data, and four MAC units. A controller manages the accelerator.
The FIR accelerator runs at the peripheral clock frequency.
IIR Accelerator
The IIR (infinite impulse response) accelerator consists of a
1440 word coefficient memory for storage of biquad coeffi-
cients, a data memory for storing the intermediate data, and one
MAC unit. A controller manages the accelerator. The IIR accel-
erator runs at the peripheral clock frequency.
Watchdog Timer
The watchdog timer is used to supervise the stability of the sys-
tem software. When used in this way, software reloads the
watchdog timer in a regular manner so that the downward
counting timer never expires. An expiring timer then indicates
that system software might be out of control.
The 32-bit watchdog timer that can be used to implement a soft-
ware watchdog function. A software watchdog can improve
system reliability by forcing the processor to a known state
through generation of a system reset, if the timer expires before
being reloaded by software. Software initializes the count value
of the timer, and then enables the timer. The watchdog timer
resets both the core and the internal peripherals. Note that this
feature is available on the 176-lead package only.
SYSTEM DESIGN
The following sections provide an introduction to system design
options and power supply issues.
Program Booting
The internal memory of the ADSP-2148x boots at system
power-up from an 8-bit EPROM via the external port, an SPI
master, or an SPI slave. Booting is determined by the boot con-
figuration (BOOT_CFG2–0) pins in Table 9 for the 176-lead
package and Table 10 for the 100-lead package.
The “Running Reset” feature allows a user to perform a reset of
the processor core and peripherals, but without resetting the
PLL and SDRAM controller, or performing a boot. The
functionality of the RESETOUT/RUNRSTIN pin has now been
extended to also act as the input for initiating a Running Reset.
For more information, see the ADSP-214xx SHARC Processor
Hardware Reference.
Power Supplies
The processors have separate power supply connections for the
internal (VDD_INT) and external (VDD_EXT) power supplies. The
internal supply must meet the VDD_INT specifications. The
external supply must meet the VDD_EXT specification. All exter-
nal supply pins must be connected to the same power supply.
To reduce noise coupling, the PCB should use a parallel pair of
power and ground planes for VDD_INT and GND.
Static Voltage Scaling (SVS)
Some models of the ADSP-2148x feature Static Voltage Scaling
on Page 66 for model details.) This voltage specification tech-
nique can provide significant performance benefits including
450 MHz core frequency operation without a significant
increase in power.
SVS optimizes the required VDD_INT voltage for each individual
device to enable enhanced operating frequency up to 450 MHz.
The optimized SVS voltage results in a reduction of maximum
IDD_INT which enables 450 MHz operation at the same or lower
maximum power than 400 MHz operation at a fixed voltage
supply. Implementation of SVS requires a specific voltage regu-
lator circuit design and initialization code.
Refer to the Engineer-to-Engineer Note “Static Voltage Scaling
for ADSP-2148x Processors” (EE-357) for further information.
The EE-Note details the requirements and process to implement
a SVS power supply system to enable operation up to 450 MHz.
This applies only to specific products within the ADSP-2148x
family which are capable of supporting 450 MHz operation.
Table 9. Boot Mode Selection, 176-Lead Package
BOOT_CFG2–0
Booting Mode
000
SPI Slave Boot
001
SPI Master Boot
010
AMI User Boot (for 8-bit Flash Boot)
011
No boot (processor executes from internal
ROM after reset)
1xx
Reserved
Table 10. Boot Mode Selection, 100-Lead Package
BOOT_CFG1–0
Booting Mode
00
SPI Slave Boot
01
SPI Master Boot
10
Reserved
11
No boot (processor executes from internal
ROM after reset)
相关PDF资料 |
PDF描述 |
|---|---|
| ADSP-2171BSTZ-133 | IC DSP CONTROLLER 16BIT 128TQFP |
| ADSP-2181KSZ-160 | IC DSP CONTROLLER 16BIT 128-PQFP |
| ADSP-2183KCA-210 | IC DSP CONTROLLER 16BIT 144MBGA |
| ADSP-2184BSTZ-160 | IC DSP CONTROLLER 16BIT 100LQFP |
| ADSP-2185BSTZ-133 | IC DSP CONTROLLER 16BIT 100TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-21489BSWZ-4A | 功能描述:IC CCD SIGNAL PROCESSOR 100LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-21489BSWZ-4B | 功能描述:IC CCD SIGNAL PROCESSOR 176LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-21489BSWZ-AX | 制造商:Analog Devices 功能描述:X GRADE SHARC PROCESSOR - Trays |
| ADSP-21489BSWZ-BX | 制造商:Analog Devices 功能描述:X GRADE SHARC PROCESSOR - Trays |
| ADSP-21489KSWZ-3A | 功能描述:IC CCD SIGNAL PROCESSOR 100LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。