参数资料
型号: ADSP-BF525KBCZ-6C2
厂商: Analog Devices Inc
文件页数: 50/88页
文件大小: 0K
描述: IC DSP 16BIT 600MHZ 289CSPBGA
产品变化通告: Datasheet Specification Change 14/Dec/2009
标准包装: 1
系列: Blackfin®
类型: 定点
接口: DMA,I²C,PPI,SPI,SPORT,UART,USB
时钟速率: 600MHz
非易失内存: ROM(32 kB)
芯片上RAM: 132kB
电压 - 输入/输出: 1.8V,2.5V,3.3V
电压 - 核心: 1.10V
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 289-LFBGA,CSPBGA
供应商设备封装: 289-CSPBGA(12x12)
包装: 托盘
ADSP-BF522/ADSP-BF523/ADSP-BF524/ADSP-BF525/ADSP-BF526/ADSP-BF527
Parallel Peripheral Interface Timing
Table 41 and Figure 20 on Page 51 , Figure 24 on Page 55 , and
Figure 27 on Page 57 describe parallel peripheral interface
operations.
Table 41. Parallel Peripheral Interface Timing for ADSP-BF522/ADSP-BF524/ADSP-BF526 Processors
V DDEXT
1.8V Nominal
V DDEXT
2.5 V or 3.3 V Nominal
Parameter
Min
Max
Min
Max
Unit
Timing Requirements
t PCLKW
t PCLK
PPI_CLK Width 1
PPI_CLK Period 1
6.4
25.0
6.4
20.0
ns
ns
Timing Requirements - GP Input and Frame Capture Modes
t SFSPE
External Frame Sync Setup Before PPI_CLK
6.7
6.7
ns
(Nonsampling Edge for Rx, Sampling Edge for Tx)
t HFSPE
t SDRPE
t HDRPE
External Frame Sync Hold After PPI_CLK
Receive Data Setup Before PPI_CLK
Receive Data Hold After PPI_CLK
1.2
4.1
2.0
1.2
3.5
1.6
ns
ns
ns
Switching Characteristics - GP Output and Frame Capture Modes
t DFSPE
t HOFSPE
t DDTPE
t HDTPE
Internal Frame Sync Delay After PPI_CLK
Internal Frame Sync Hold After PPI_CLK
Transmit Data Delay After PPI_CLK
Transmit Data Hold After PPI_CLK
1.7
2.3
8.0
8.2
1.7
1.9
8.0
8.0
ns
ns
ns
ns
1
PPI_CLK frequency cannot exceed f SCLK /2.
Table 42. Parallel Peripheral Interface Timing for ADSP-BF523/ADSP-BF525/ADSP-BF527 Processors
V DDEXT
1.8V Nominal
V DDEXT
2.5 V or 3.3V Nominal
Parameter
Min
Max
Min
Max
Unit
Timing Requirements
t PCLKW
t PCLK
PPI_CLK Width 1
PPI_CLK Period 1
6.0
20.0
6.0
15.0
ns
ns
Timing Requirements - GP Input and Frame Capture Modes
t SFSPE
External Frame Sync Setup Before PPI_CLK
6.7
6.7
ns
(Nonsampling Edge for Rx, Sampling Edge for Tx)
t HFSPE
t SDRPE
t HDRPE
External Frame Sync Hold After PPI_CLK
Receive Data Setup Before PPI_CLK
Receive Data Hold After PPI_CLK
1.0
3.5
2.0
1.0
3.5
1.6
ns
ns
ns
Switching Characteristics - GP Output and Frame Capture Modes
t DFSPE
t HOFSPE
t DDTPE
t HDTPE
Internal Frame Sync Delay After PPI_CLK
Internal Frame Sync Hold After PPI_CLK
Transmit Data Delay After PPI_CLK
Transmit Data Hold After PPI_CLK
1.7
2.3
8.0
8.0
1.7
1.9
8.0
8.0
ns
ns
ns
ns
1
PPI_CLK frequency cannot exceed f SCLK /2.
Rev. D
|
Page 50 of 88 | July 2013
相关PDF资料
PDF描述
NMH0505SC CONV DC/DC 2W 5VIN 5VOUT SIP DL
IRU1207-33CSTR IC REG LDO 3.3V 1A 8-SOIC
ADSP-2191MKCAZ-160 IC DSP CONTROLLER 16BIT 144MBGA
DRA73-100-R INDUCTOR HI TEMP 10UH 2.11A SMD
ADSP-2191MBCAZ-140 IC DSP CONTROLLER 16BIT 144MBGA
相关代理商/技术参数
参数描述
ADSP-BF526BBCZ3 制造商:Analog Devices 功能描述:
ADSP-BF526BBCZ-3A 功能描述:EMBEDDED PROCESSOR, BLACKFIN RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:Blackfin® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-BF526BBCZ-3AX 制造商:Analog Devices 功能描述:DSP 32BIT 300MHZ 208CSPBGA - Trays
ADSP-BF526BBCZ-4A 功能描述:IC DSP CTRLR 400MHZ 208CSPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:Blackfin® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-BF526BBCZ-4AX 制造商:Analog Devices 功能描述:DSP 32BIT 400MHZ 208CSPBGA - Trays