参数资料
型号: ADSP-BF548MBBCZ-5M
厂商: ANALOG DEVICES INC
元件分类: 数字信号处理
英文描述: 533 MHz Blackfin Embedded Processor: ADSP-BF548MBBCZ-5M Temp Range: –40°C to +85°C Package: 400-Ball CSP_BGA BC-400-1
中文描述: 16-BIT, 50 MHz, OTHER DSP, PBGA400
封装: 17 X 17 MM, ROHS COMPLIANT, CSBGA-400
文件页数: 82/100页
文件大小: 3095K
代理商: ADSP-BF548MBBCZ-5M
Rev. D
|
Page 82 of 100
|
May 2011
ADSP-BF542/ADSP-BF544/ADSP-BF547/ADSP-BF548/ADSP-BF549
ATAPI Ultra DMA Data-Out Transfer Timing
Table 61 and Figure 57 through Figure 60 describes the ATAPI
ultra DMA data-out transfer timing. The material in these fig-
ures is adapted from ATAPI-6 (INCITS 361-2002[R2007] and is
used with permission of the American National Standards Insti-
tute (ANSI) on behalf of the Information Technology Industry
Council (“ITIC”). Copies of ATAPI-6 (INCITS 361-2002
[R2007] can be purchased from ANSI.
Table 61. ATAPI Ultra DMA Data-Out Transfer Timing
ATAPI Parameter
ATAPI_ULTRA_TIM_x Timing
Register Setting
1
Timing Equation
tCYC
2
Cycle time
TDVS, TCYC_TDVS
(TDVS + TCYC_TDVS) × tSCLK
t2CYC
Two cycle time
TDVS, TCYC_TDVS
2 × (TDVS + TCYC_TDVS) × tSCLK
tDVS
Data valid setup time at sender
TDVS
TDVS × tSCLK – (tSK1 + tSK2)
tDVH
Data valid hold time at sender
TCYC_TDVS
TCYC_TDVS × tSCLK – (tSK1 + tSK2)
tCVS
CRC word valid setup time at host
TDVS
TDVS × tSCLK – (tSK1 + tSK2)
tCVH
CRC word valid hold time at host
TACK
TACK × tSCLK – (tSK1 + tSK2)
tDZFS
Time from data output released-to-driving to first
strobe timing
TDVS
TDVS × tSCLK – (tSK1 + tSK2)
tLI
Limited interlock time
N/A
2 × tBD + 2 × tSCLK + tOD
tMLI
Interlock time with minimum
TMLI
TMLI × tSCLK – (tSK1 + tSK2)
tENV
3
ATAPI_DMACK to ATAPI_DIOR/DIOW
TENV
(TENV × tSCLK) +/– (tSK1 + tSK2)
tRFS
Ready to final strobe time
N/A
2 × tBD + 2 × tSCLK + tOD
tACK
Setup and Hold time for ATAPI_DMACK
TACK
TACK × tSCLK – (tSK1 + tSK2)
tSS
Time from STROBE edge to assertion of ATAPI_DIOW TSS
TSS × tSCLK – (tSK1 + tSK2)
1 ATAPI Timing Register Setting should be programmed with a value that guarantees parameter compliance with the ATA ANSI specification for ATA device mode of operation.
2 ATA/ATAPI-6 compliant functionality with limited speed.
3 This timing equation can be used to calculate both the minimum and maximum t
ENV.
相关PDF资料
PDF描述
ADSP-BF548BBCZ-5A 533 MHz Blackfin Embedded Processor: ADSP-BF548BBCZ-5A Temp Range: –40°C to +85°C Package: 400-Ball CSP_BGA BC-400-1
ADSP-TS101SAB1-000 300 MHz TigerSHARC Processor with 6 Mbit on-chip SRAM; Package: 625 ball BGA; No of Pins: 625; Temperature Range: Ind
ADSP-TS101SAB2-000 300 MHz TigerSHARC Processor with 6 Mbit on-chip SRAM; Package: 484 ball BGA; No of Pins: 484; Temperature Range: Ind
ADSP-TS203SABP-050 500 MHz TigerSHARC Processor with 4 Mbit on-chip embedded DRAM; Package: 576 ball SBGA; No of Pins: 576; Temperature Range: Ind
ADSP-TS203SABPZ050 500 MHz TigerSHARC Processor with 4 Mbit on-chip embedded DRAM; Package: 576 ball SBGA; No of Pins: 576; Temperature Range: Ind
相关代理商/技术参数
参数描述
ADSP-BF549BBCZ 制造商:Analog Devices 功能描述:
ADSP-BF549BBCZ-ENG 制造商:Analog Devices 功能描述:- Bulk
adsp-bf5615bbz600 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
ADSP-BF561KBCZ-600 制造商:Analog Devices 功能描述:
ADSP-BF561SBB500 功能描述:IC PROCESSOR 500MHZ 297PBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:Blackfin® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘