参数资料
型号: APA150-FGG256
厂商: Microsemi SoC
文件页数: 111/178页
文件大小: 0K
描述: IC FPGA PROASIC+ 150K 256-FBGA
标准包装: 90
系列: ProASICPLUS
RAM 位总计: 36864
输入/输出数: 186
门数: 150000
电源电压: 2.3 V ~ 2.7 V
安装类型: 表面贴装
工作温度: 0°C ~ 70°C
封装/外壳: 256-LBGA
供应商设备封装: 256-FPBGA(17x17)
ProASICPLUS Flash Family FPGAs
2- 28
v5.9
Calculating Typical Power Dissipation
ProASICPLUS device power is calculated with both a static and an active component. The active component is a function
of both the number of tiles utilized and the system speed. Power dissipation can be calculated using the following
formula:
Total Power Consumption—Ptotal
Ptotal = Pdc + Pac
where:
Global Clock Contribution—Pclock
Pclock, the clock component of power dissipation, is given by the piece-wise model:
for R < 15000 the model is: (P1 + (P2*R) – (P7*R2)) * Fs (lightly-loaded clock trees)
for R > 15000 the model is: (P10 + P11*R) * Fs (heavily-loaded clock trees)
where:
Storage-Tile Contribution—Pstorage
Pstorage, the storage-tile (Register) component of AC power dissipation, is given by
Pstorage = P5 * ms * Fs
where:
Pdc =
7 mW for the APA075
8 mW for the APA150
11 mW for the APA300
12 mW for the APA450
12 mW for the APA600
13 mW for the APA750
19 mW for the APA1000
Pdc includes the static components of PVDDP + PVDD + PAVDD
Pac =Pclock + Pstorage + Plogic + Poutputs + Pinputs + Ppll + Pmemory
P1
= 100 W/MHz is the basic power consumption of the clock tree per MHz of the clock
P2
= 1.3 W/MHz is the incremental power consumption of the clock tree per storage tile – also per MHz of the
clock
P7
= 0.00003 W/MHz is a correction factor for partially-loaded clock trees
P10
= 6850 W/MHz is the basic power consumption of the clock tree per MHz of the clock
P11
= 0.4 W/MHz is the incremental power consumption of the clock tree per storage tile – also per MHz of
the clock
R
= the number of storage tiles clocked by this clock
Fs
= the clock frequency
P5
=
1.1 W/MHz is the average power consumption of a storage tile per MHz of its output toggling rate.
The maximum output toggling rate is Fs/2.
ms
=
the number of storage tiles (Register) switching during each Fs cycle
Fs
=
the clock frequency
相关PDF资料
PDF描述
A3P125-1FGG144T IC FPGA 1KB FLASH 125K 144-FBGA
AGM31DTAD-S189 CONN EDGECARD 62POS R/A .156 SLD
EP1K100QC208-2 IC ACEX 1K FPGA 100K 208-PQFP
EP4CGX22CF19C8 IC CYCLONE IV GX FPGA 22K 324FBG
M1AFS250-2QNG180 IC FPGA 2MB FLASH 250K 180-QFN
相关代理商/技术参数
参数描述
APA150-FGG256A 功能描述:IC FPGA PROASIC+ 150K 256-FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ProASICPLUS 标准包装:90 系列:ProASIC3 LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:36864 输入/输出数:157 门数:250000 电源电压:1.425 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 125°C 封装/外壳:256-LBGA 供应商设备封装:256-FPBGA(17x17)
APA150-FGG256I 功能描述:IC FPGA PROASIC+ 150K 256-FBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:ProASICPLUS 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA(27X27)
APA150-FGGB 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA150-FGGES 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs
APA150-FGGI 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:ProASIC Flash Family FPGAs