参数资料
型号: AT89C51ID2-SLSUM
厂商: Atmel
文件页数: 142/157页
文件大小: 0K
描述: IC 8051 MCU FLASH 64K 44PLCC
产品培训模块: MCU Product Line Introduction
标准包装: 972
系列: 89C
核心处理器: 8051
芯体尺寸: 8-位
速度: 60MHz
连通性: I²C,SPI,UART/USART
外围设备: POR,PWM,WDT
输入/输出数: 34
程序存储器容量: 64KB(64K x 8)
程序存储器类型: 闪存
EEPROM 大小: 2K x 8
RAM 容量: 2K x 8
电压 - 电源 (Vcc/Vdd): 2.7 V ~ 5.5 V
振荡器型: 外部
工作温度: -40°C ~ 85°C
封装/外壳: 44-LCC(J 形引线)
包装: 管件
配用: AT89OCD-01-ND - USB EMULATOR FOR AT8XC51 MCU
85
AT89C51ID2
4289C–8051–11/05
its own slave address followed by the data direction bit which must be at logic 1 (R) for
TWI to operate in the slave transmitter mode. After its own slave address and the R bit
have been received, the serial interrupt flag is set and a valid status code can be read
from SSCS. This status code is used to vector to an interrupt service routine. The appro-
priate action to be taken for each of these status code is detailed in Table . The slave
transmitter mode may also be entered if arbitration is lost while the TWI module is in the
master mode.
If the AA bit is reset during a transfer, the TWI module will transmit the last byte of the
transfer and enter state C0h or C8h. the TWI module is switched to the not addressed
slave mode and will ignore the master receiver if it continues the transfer. Thus the mas-
ter receiver receives all 1’s as serial data. While AA is reset, the TWI module does not
respond to its own slave address. However, the 2-wire bus is still monitored and
address recognition may be resume at any time by setting AA. This means that the AA
bit may be used to temporarily isolate the TWI module from the 2-wire bus.
Miscellaneous States
There are two SSCS codes that do not correspond to a define TWI hardware state
(Table 70 ). These codes are discuss hereafter.
Status F8h indicates that no relevant information is available because the serial interrupt
flag is not set yet. This occurs between other states and when the TWI module is not
involved in a serial transfer.
Status 00h indicates that a bus error has occurred during a TWI serial transfer. A bus
error is caused when a START or a STOP condition occurs at an illegal position in the
format frame. Examples of such illegal positions happen during the serial transfer of an
address byte, a data byte, or an acknowledge bit. When a bus error occurs, SI is set. To
recover from a bus error, the STO flag must be set and SI must be cleared. This causes
the TWI module to enter the not addressed slave mode and to clear the STO flag (no
other bits in SSCON are affected). The SDA and SCL lines are released and no STOP
condition is transmitted.
Notes
the TWI module interfaces to the external 2-wire bus via two port pins: SCL (serial clock
line) and SDA (serial data line). To avoid low level asserting on these lines when the
TWI module is enabled, the output latches of SDA and SLC must be set to logic 1.
Table 65. Bit Frequency Configuration
Bit Frequency ( kHz)
CR2
CR1
CR0
F
OSCA= 12 MHz
F
OSCA = 16 MHz
F
OSCA divided by
0
47
62.5
256
0
1
53.5
71.5
224
0
1
0
62.5
83
192
0
1
75
100
160
1
0
-
Unused
1
0
1
100
133.3
120
1
0
200
266.6
60
1
0.5 <. < 62.5
0.67 <. < 83
96 (256 - reload valueTimer 1)
(reload value range: 0-254 in mode 2)
相关PDF资料
PDF描述
AT91SAM7X128B-CU IC MCU 128KB FLASH 100TFBGA
AT91SAM7XC128B-AU MCU ARM 128K HS FLASH 100-LQFP
ATSAM3U1CA-CU IC MCU 32BIT 64KB FLASH 100TFBGA
1981584-1 CONN RCPT MICRO USB TYPE AB
1981568-1 CONN RCPT MICRO USB B R/A SMD
相关代理商/技术参数
参数描述
AT89C51ID2-SMSIM 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Flash Microcontroller
AT89C51ID2-UM 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Flash Microcontroller
AT89C51RB2 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16K/ 32K Bytes Flash
AT89C51RB2/RC2 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:AT89C51RB2/RC2 [Updated 4/03. 125 Pages]
AT89C51RB2_06 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16K/ 32K Bytes Flash