参数资料
| 型号： | ATAM893T-TKQ |
| 厂商： | Atmel |
| 文件页数： | 59/98页 |
| 文件大小： | 0K |
| 描述： | IC MON TIRE-PRESS ATARX9X SER |
| 标准包装： | 4,000 |
| 系列： | MARC4 |
| 核心处理器： | MARC4 |
| 芯体尺寸： | 4-位 |
| 速度： | 4MHz |
| 连通性： | SSI（2 线，3 线） |
| 外围设备： | 欠压检测/复位，POR，PWM，WDT |
| 输入/输出数： | 16 |
| 程序存储器容量： | 4KB（4K x 8） |
| 程序存储器类型： | EEPROM |
| EEPROM 大小： | 64 x 16 |
| RAM 容量： | 256 x 4 |
| 电压 - 电源 (Vcc/Vdd)： | 1.8 V ~ 6.5 V |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 20-SOIC（0.209"，5.30mm 宽） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页当前第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页
62
4680C–4BMCU–01/05
ATAM893-D
5.3.4.3
General SSI Operation
The SSI is comprised essentially of an 8-bit shift register with two associated 8-bit buffers the
receive buffer (SRB) for capturing the incoming serial data and a transmit buffer (STB) for inter-
mediate storage of data to be serially output. Both buffers are directly accessible by software.
Transferring the parallel buffer data into and out of the shift register is controlled automatically by
the SSI control, so that both single byte transfers or continuous bit streams can be supported.
The SSI can generate the shift clock (SC) either from one of several on-chip clock sources or
accept an external clock. The external shift clock is output on, or applied to the Port BP40.
Selection of an external clock source is performed by the Serial Clock Direction control bit
(SCD). In the combinational modes, the required clock is selected by the corresponding timer
mode.
The SSI can operate in three data transfer modes - synchronous 8-bit shift mode, MCL compati-
ble 9-bit shift modes or 8-bit pseudo MCL protocol (without acknowledge-bit).
External SSI clocking is not supported in these modes. The SSI should thus generate and has
full control over the shift clock so that it can always be regarded as an MCL Bus Master device.
All directional control of the external data port used by the SSI is handled automatically and is
dependent on the transmission direction set by the Serial Data Direction (SDD) control bit. This
control bit defines whether the SSI is currently operating in Transmit (TX) mode or Receive (RX)
mode.
Serial data is organized in 8-bit telegrams which are shifted with the most significant bit first. In
the 9-bit MCL mode, an additional acknowledge bit is appended to the end of the telegram for
handshaking purposes (see section “MCL Protocol”).
At the beginning of every telegram, the SSI control loads the transmit buffer into the shift register
and proceeds immediately to shift data serially out. At the same time, incoming data is shifted
into the shift register input. This incoming data is automatically loaded into the receive buffer
when the complete telegram has been received. Thus, data can be simultaneously received and
transmitted if required.
Before data can be transferred, the SSI must first be activated. This is performed by means of
the SSI reset control (SIR) bit. All further operation then depends on the data directional mode
(TX/RX) and the present status of the SSI buffer registers shown by the Serial Interface Ready
Status Flag (SRDY). This SRDY flag indicates the (empty/full) status of either the transmit buffer
(in TX mode), or the receive buffer (in RX mode). The control logic ensures that data shifting is
temporarily halted at any time, if the appropriate receive/transmit buffer is not ready (SRDY = 0).
The SRDY status will then automatically be set back to ‘1’ and data shifting resumed as soon as
the application software loads the new data into the transmit register (in TX mode) or frees the
shift register by reading it into the receive buffer (in RX mode).
Another activity status (ACT) bit indicates the present status of the serial communication. The
ACT bit remains high for the duration of the serial telegram or if MCL stop or start conditions are
currently being generated. Both the current SRDY and ACT status can be read in the SSI status
register. To deactivate the SSI, the SIR bit must be set high.
相关PDF资料 |
PDF描述 |
|---|---|
| TSC80251G2D-L16CER | IC MCU 8BIT 16MHZ LO VOLT 44VQFP |
| TSC87251G2D-L16CER | IC MCU 8BIT 32K OTP 16MHZ 44VQFP |
| PIC18F86K90-I/PTRSL | MCU PIC 64K FLASH XLP 80TQFP |
| 201692-4 | CONN HOUSING PLUG 104POS BLACK |
| 202800-2 | CONN HOUSING RECEPT 160POS BLACK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ATAM893T-TKQYD | 功能描述:4位微控制器 - MCU Marc4 micrium 4 k FLASH RoHS:否 最大时钟频率:32 KHz/4 MHz 程序存储器大小:4 KB 封装 / 箱体:SSO-20 制造商:Atmel 核心:MARC4 数据总线宽度:4 bit 安装风格:SMD/SMT |
| ATAM893T-TKS | 功能描述:IC MON TIRE-PRESS ATARX9X SER RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MARC4 标准包装:1,500 系列:AVR® ATtiny 核心处理器:AVR 芯体尺寸:8-位 速度:16MHz 连通性:I²C，LIN，SPI，UART/USART，USI 外围设备:欠压检测/复位，POR，PWM，温度传感器，WDT 输入/输出数:16 程序存储器容量:8KB（4K x 16） 程序存储器类型:闪存 EEPROM 大小:512 x 8 RAM 容量:512 x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 5.5 V 数据转换器:A/D 11x10b 振荡器型:内部 工作温度:-40°C ~ 125°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:带卷 (TR) |
| ATAM893T-TKSYD | 功能描述:4位微控制器 - MCU Marc4 micrium 4k FLASH RoHS:否 最大时钟频率:32 KHz/4 MHz 程序存储器大小:4 KB 封装 / 箱体:SSO-20 制造商:Atmel 核心:MARC4 数据总线宽度:4 bit 安装风格:SMD/SMT |
| ATAM893X-TKHYZ | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Flash Version for ATAR080, ATAR090/890 and ATAR092/892 |
| ATAM893X-TKQYZ | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Flash Version for ATAR080, ATAR090/890 and ATAR092/892 |
发布紧急采购，3分钟左右您将得到回复。