收藏本站
参数资料
型号： ATMEGA164A-PU
厂商： Atmel
文件页数： 102/160页
文件大小： 0K
描述： IC MCU AVR 16K 20MHZ 40PDIP
产品培训模块： MCU Product Line Introduction
megaAVR Introduction
标准包装： 14
系列： AVR® ATmega
核心处理器： AVR
芯体尺寸： 8-位
速度： 20MHz
连通性： I²C，SPI，UART/USART
外围设备： 欠压检测/复位，POR，PWM，WDT
输入/输出数： 32
程序存储器容量： 16KB（8K x 16）
程序存储器类型： 闪存
EEPROM 大小： 512 x 8
RAM 容量： 1K x 8
电压 - 电源 (Vcc/Vdd)： 1.8 V ~ 5.5 V
数据转换器： A/D 8x10b
振荡器型： 内部
工作温度： -40°C ~ 85°C
封装/外壳： 40-DIP（0.600"，15.24mm）
包装： 管件
配用： ATSTK600-RC05-ND - STK600 ROUTING CARD AVR
46
8272E–AVR–04/2013
ATmega164A/PA/324A/PA/644A/PA/1284/P
10.11.5
Watchdog Timer
If the Watchdog Timer is not needed in the application, the module should be turned off. If the
Watchdog Timer is enabled, it will be enabled in all sleep modes, and hence, always consume
power. In the deeper sleep modes, this will contribute significantly to the total current consump-
tion. Refer to ”Watchdog Timer” on page 55 for details on how to configure the Watchdog Timer.
10.11.6
Port Pins
When entering a sleep mode, all port pins should be configured to use minimum power. The
most important is then to ensure that no pins drive resistive loads. In sleep modes where both
the I/O clock (clk
I/O) and the ADC clock (clkADC) are stopped, the input buffers of the device will
be disabled. This ensures that no power is consumed by the input logic when not needed. In
some cases, the input logic is needed for detecting wake-up conditions, and it will then be
enabled. Refer to the section ”Digital Input Enable and Sleep Modes” on page 76 for details on
which pins are enabled. If the input buffer is enabled and the input signal is left floating or have
an analog signal level close to V
CC/2, the input buffer will use excessive power.
For analog input pins, the digital input buffer should be disabled at all times. An analog signal
level close to V
CC/2 on an input pin can cause significant current even in active mode. Digital
input buffers can be disabled by writing to the Digital Input Disable Registers (DIDR1 and
DIDR0). Refer to ”DIDR1 – Digital Input Disable Register 1” on page 243 and ”DIDR0 – Digital
Input Disable Register 0” on page 263 for details.
10.11.7
On-chip Debug System
If the On-chip debug system is enabled by the OCDEN Fuse and the chip enters sleep mode,
the main clock source is enabled, and hence, always consumes power. In the deeper sleep
modes, this will contribute significantly to the total current consumption.
There are three alternative ways to disable the OCD system:
Disable the OCDEN Fuse
Disable the JTAGEN Fuse
Write one to the JTD bit in MCUCR
相关PDF资料
PDF描述
VI-J0J-IX-B1 CONVERTER MOD DC/DC 36V 75W
VI-JTZ-IY-F1 CONVERTER MOD DC/DC 2V 20W
VI-JTZ-IX-F3 CONVERTER MOD DC/DC 2V 30W
ATMEGA168PV-10MU MCU AVR 16K FLASH 10MHZ 32-QFN
VI-J0H-IX-B1 CONVERTER MOD DC/DC 52V 75W
相关代理商/技术参数
参数描述
ATMEGA164P 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
ATMEGA164P_07 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
ATMEGA164P_0702 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
ATMEGA164P_08 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
ATMEGA164P_09 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*