参数资料
型号: ATMEGA164A-PU
厂商: Atmel
文件页数: 36/160页
文件大小: 0K
描述: IC MCU AVR 16K 20MHZ 40PDIP
产品培训模块: MCU Product Line Introduction
megaAVR Introduction
标准包装: 14
系列: AVR® ATmega
核心处理器: AVR
芯体尺寸: 8-位
速度: 20MHz
连通性: I²C,SPI,UART/USART
外围设备: 欠压检测/复位,POR,PWM,WDT
输入/输出数: 32
程序存储器容量: 16KB(8K x 16)
程序存储器类型: 闪存
EEPROM 大小: 512 x 8
RAM 容量: 1K x 8
电压 - 电源 (Vcc/Vdd): 1.8 V ~ 5.5 V
数据转换器: A/D 8x10b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 40-DIP(0.600",15.24mm)
包装: 管件
配用: ATSTK600-RC05-ND - STK600 ROUTING CARD AVR
130
8272E–AVR–04/2013
ATmega164A/PA/324A/PA/644A/PA/1284/P
the maximum resolution is 16-bit (ICRn or OCRnA set to MAX). The PWM resolution in bits can
be calculated using the following equation:
In phase and frequency correct PWM mode the counter is incremented until the counter value
matches either the value in ICRn (WGMn3:0 = 8), or the value in OCRnA (WGMn3:0 = 9). The
counter has then reached the TOP and changes the count direction. The TCNTn value will be
equal to TOP for one timer clock cycle. The timing diagram for the phase correct and frequency
correct PWM mode is shown on Figure 16-9. The figure shows phase and frequency correct
PWM mode when OCRnA or ICRn is used to define TOP. The TCNTn value is in the timing dia-
gram shown as a histogram for illustrating the dual-slope operation. The diagram includes non-
inverted and inverted PWM outputs. The small horizontal line marks on the TCNTn slopes repre-
sent compare matches between OCRnx and TCNTn. The OCnx Interrupt Flag will be set when a
compare match occurs.
Figure 16-9. Phase and Frequency Correct PWM mode, timing diagram.
The Timer/Counter Overflow Flag (TOVn) is set at the same timer clock cycle as the OCRnx
Registers are updated with the double buffer value (at BOTTOM). When either OCRnA or ICRn
is used for defining the TOP value, the OCnA or ICFn Flag set when TCNTn has reached TOP.
The Interrupt Flags can then be used to generate an interrupt each time the counter reaches the
TOP or BOTTOM value.
When changing the TOP value the program must ensure that the new TOP value is higher or
equal to the value of all of the Compare Registers. If the TOP value is lower than any of the
Compare Registers, a compare match will never occur between the TCNTn and the OCRnx.
As Figure 16-9 shows the output generated is, in contrast to the phase correct mode, symmetri-
cal in all periods. Since the OCRnx Registers are updated at BOTTOM, the length of the rising
and the falling slopes will always be equal. This gives symmetrical output pulses and is therefore
frequency correct.
R
PFCPWM
TOP
1
+
log
2
log
-----------------------------------
=
OCRnx/TOP Updateand
TOVn Interrupt Flag Set
(Interrupt on Bottom)
OCnA Interrupt Flag Set
or ICFn Interrupt Flag Set
(Interrupt on TOP)
1
2
3
4
TCNTn
Period
OCnx
(COMnx1:0 = 2)
(COMnx1:0 = 3)
相关PDF资料
PDF描述
VI-J0J-IX-B1 CONVERTER MOD DC/DC 36V 75W
VI-JTZ-IY-F1 CONVERTER MOD DC/DC 2V 20W
VI-JTZ-IX-F3 CONVERTER MOD DC/DC 2V 30W
ATMEGA168PV-10MU MCU AVR 16K FLASH 10MHZ 32-QFN
VI-J0H-IX-B1 CONVERTER MOD DC/DC 52V 75W
相关代理商/技术参数
参数描述
ATMEGA164P 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
ATMEGA164P_07 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
ATMEGA164P_0702 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
ATMEGA164P_08 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
ATMEGA164P_09 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash