参数资料
型号: ATMEGA164A-PU
厂商: Atmel
文件页数: 53/160页
文件大小: 0K
描述: IC MCU AVR 16K 20MHZ 40PDIP
产品培训模块: MCU Product Line Introduction
megaAVR Introduction
标准包装: 14
系列: AVR® ATmega
核心处理器: AVR
芯体尺寸: 8-位
速度: 20MHz
连通性: I²C,SPI,UART/USART
外围设备: 欠压检测/复位,POR,PWM,WDT
输入/输出数: 32
程序存储器容量: 16KB(8K x 16)
程序存储器类型: 闪存
EEPROM 大小: 512 x 8
RAM 容量: 1K x 8
电压 - 电源 (Vcc/Vdd): 1.8 V ~ 5.5 V
数据转换器: A/D 8x10b
振荡器型: 内部
工作温度: -40°C ~ 85°C
封装/外壳: 40-DIP(0.600",15.24mm)
包装: 管件
配用: ATSTK600-RC05-ND - STK600 ROUTING CARD AVR
146
8272E–AVR–04/2013
ATmega164A/PA/324A/PA/644A/PA/1284/P
according to operating mode set by the WGM22:0 bits and Compare Output mode (COM2x1:0)
bits. The max and bottom signals are used by the Waveform Generator for handling the special
cases of the extreme values in some modes of operation (see ”Modes of operation” on page
Figure 16-10 on page 131 shows a block diagram of the Output Compare unit.
Figure 17-3. Output Compare unit, block diagram.
The OCR2x Register is double buffered when using any of the Pulse Width Modulation (PWM)
modes. For the Normal and Clear Timer on Compare (CTC) modes of operation, the double
buffering is disabled. The double buffering synchronizes the update of the OCR2x Compare
Register to either top or bottom of the counting sequence. The synchronization prevents the
occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.
The OCR2x Register access may seem complex, but this is not case. When the double buffering
is enabled, the CPU has access to the OCR2x Buffer Register, and if double buffering is dis-
abled the CPU will access the OCR2x directly.
17.5.1
Force Output Compare
In non-PWM waveform generation modes, the match output of the comparator can be forced by
writing a one to the Force Output Compare (FOC2x) bit. Forcing compare match will not set the
OCF2x Flag or reload/clear the timer, but the OC2x pin will be updated as if a real compare
match had occurred (the COM2x1:0 bits settings define whether the OC2x pin is set, cleared or
toggled).
17.5.2
Compare Match Blocking by TCNT2 Write
All CPU write operations to the TCNT2 Register will block any compare match that occurs in the
next timer clock cycle, even when the timer is stopped. This feature allows OCR2x to be initial-
ized to the same value as TCNT2 without triggering an interrupt when the Timer/Counter clock is
enabled.
OCFnx (Int.Req.)
= (8-bit Comparator )
OCRnx
OCnx
DATA BUS
TCNTn
WGMn1:0
Waveform Generator
top
FOCn
COMnX1:0
bottom
相关PDF资料
PDF描述
VI-J0J-IX-B1 CONVERTER MOD DC/DC 36V 75W
VI-JTZ-IY-F1 CONVERTER MOD DC/DC 2V 20W
VI-JTZ-IX-F3 CONVERTER MOD DC/DC 2V 30W
ATMEGA168PV-10MU MCU AVR 16K FLASH 10MHZ 32-QFN
VI-J0H-IX-B1 CONVERTER MOD DC/DC 52V 75W
相关代理商/技术参数
参数描述
ATMEGA164P 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
ATMEGA164P_07 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
ATMEGA164P_0702 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
ATMEGA164P_08 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash
ATMEGA164P_09 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Microcontroller with 16/32/64K Bytes In-System Programmable Flash