- 您现在的位置：买卖IC网 > PDF目录298892 > BX80547RE2533C (INTEL CORP) 32-BIT, 2530 MHz, MICROPROCESSOR, PBGA775 PDF资料下载
参数资料
| 型号： | BX80547RE2533C |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 2530 MHz, MICROPROCESSOR, PBGA775 |
| 封装： | FLIP CHIP, LGA-775 |
| 文件页数： | 63/94页 |
| 文件大小： | 2796K |
| 代理商： | BX80547RE2533C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页当前第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页
66
Datasheet
Land Listing and Signal Descriptions
GTLREF_SEL
Output
GTLREF_SEL is used to select the appropriate chipset GTLREF voltage.
HIT#
HITM#
Input/
Output
Input/
Output
HIT# (Snoop Hit) and HITM# (Hit Modified) convey transaction snoop
operation results. Any FSB agent may assert both HIT# and HITM#
together to indicate that it requires a snoop stall, which can be continued by
reasserting HIT# and HITM# together.
IERR#
Output
IERR# (Internal Error) is asserted by a processor as the result of an
internal error. Assertion of IERR# is usually accompanied by a
SHUTDOWN transaction on the processor FSB. This transaction may
optionally be converted to an external error signal (e.g., NMI) by system
core logic. The processor will keep IERR# asserted until the assertion of
RESET#.
This signal does not have on-die termination. Refer to Section 2.5 for
termination requirements.
IGNNE#
Input
IGNNE# (Ignore Numeric Error) is asserted to force the processor to ignore
a numeric error and continue to execute noncontrol floating-point
instructions. If IGNNE# is de-asserted, the processor generates an
exception on a noncontrol floating-point instruction if a previous floating-
point instruction caused an error. IGNNE# has no effect when the NE bit in
control register 0 (CR0) is set.
IGNNE# is an asynchronous signal. However, to ensure recognition of this
signal following an input/output write instruction, it must be valid along with
the TRDY# assertion of the corresponding Input/Output Write bus
transaction.
INIT#
Input
INIT# (Initialization), when asserted, resets integer registers inside the
processor without affecting its internal caches or floating-point registers.
The processor then begins execution at the power-on Reset vector
configured during power-on configuration. The processor continues to
handle snoop requests during INIT# assertion. INIT# is an asynchronous
signal and must connect the appropriate pins/lands of all processor FSB
agents.
If INIT# is sampled active on the active to inactive transition of RESET#,
then the processor executes its Built-in Self-Test (BIST).
ITP_CLK[1:0]
Input
ITP_CLK[1:0] are copies of BCLK that are used only in processor systems
where no debug port is implemented on the system board. ITP_CLK[1:0]
are used as BCLK[1:0] references for a debug port implemented on an
interposer. If a debug port is implemented in the system, ITP_CLK[1:0] are
no connects in the system. These are not processor signals.
LINT[1:0]
Input
LINT[1:0] (Local APIC Interrupt) must connect the appropriate pins/lands of
all APIC Bus agents. When the APIC is disabled, the LINT0 signal
becomes INTR, a maskable interrupt request signal, and LINT1 becomes
NMI, a nonmaskable interrupt. INTR and NMI are backward compatible
with the signals of those names on the Pentium processor. Both signals are
asynchronous.
Both of these signals must be software configured via BIOS programming
of the APIC register space to be used either as NMI/INTR or LINT[1:0].
Because the APIC is enabled by default after Reset, operation of these
signals as LINT[1:0] is the default configuration.
LL_ID[1:0]
Output
The LL_ID[1:0] signals are used to select the correct loadline slope for the
processor.
Table 4-3. Signal Description (Sheet 5 of 9)
Name
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| BX80547RE2667C | 32-BIT, 2600 MHz, MICROPROCESSOR, PBGA775 |
| BX80547RE2933CN | 32-BIT, 2930 MHz, MICROPROCESSOR, PBGA775 |
| BX80551PG2800FN | 32-BIT, 2800 MHz, MICROPROCESSOR, PBGA775 |
| BX80551PG2800FT | 32-BIT, 2800 MHz, MICROPROCESSOR, PBGA775 |
| BX80552360 | 32-BIT, 3460 MHz, MICROPROCESSOR, CBGA775 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BX80547RE2533CNS L7TU | 制造商:Intel 功能描述: |
| BX80547RE2667C S L7TM | 制造商:Intel 功能描述:MPU CELERON D 90NM 2.66GHZ 775PIN FCLGA4 - Boxed Product (Development Kits) |
| BX80547RE2667CNS L98V | 制造商:Intel 功能描述: |
| BX80547RE2800C S L7TN | 制造商:Intel 功能描述:MPU CELERON D 90NM 2.8GHZ 775PIN FCLGA4 - Boxed Product (Development Kits) |
| BX80547RE2800CNS L98W | 制造商:Intel 功能描述:MPU Celeron? D Processor 336 90nm 2.8GHz 775-Pin FCLGA4 |
发布紧急采购，3分钟左右您将得到回复。