- 您现在的位置：买卖IC网 > PDF目录298892 > BX80547RE2533C (INTEL CORP) 32-BIT, 2530 MHz, MICROPROCESSOR, PBGA775 PDF资料下载
参数资料
| 型号： | BX80547RE2533C |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 2530 MHz, MICROPROCESSOR, PBGA775 |
| 封装： | FLIP CHIP, LGA-775 |
| 文件页数： | 65/94页 |
| 文件大小： | 2796K |
| 代理商： | BX80547RE2533C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页当前第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页
68
Datasheet
Land Listing and Signal Descriptions
RESET#
Input
Asserting the RESET# signal resets the processor to a known state and
invalidates its internal caches without writing back any of their contents. For
a power-on Reset, RESET# must stay active for at least one millisecond
after VCC and BCLK have reached their proper specifications. On
observing active RESET#, all FSB agents will de-assert their outputs within
two clocks. RESET# must not be kept asserted for more than 10 ms while
PWRGOOD is asserted.
A number of bus signals are sampled at the active-to-inactive transition of
RESET# for power-on configuration. These configuration options are
described in the Section 6.1.
This signal does not have on-die termination and must be terminated on
the system board.
RS[2:0]#
Input
RS[2:0]# (Response Status) are driven by the response agent (the agent
responsible for completion of the current transaction), and must connect
the appropriate pins/lands of all processor FSB agents.
RSP#
Input
RSP# (Response Parity) is driven by the response agent (the agent
responsible for completion of the current transaction) during assertion of
RS[2:0]#, the signals for which RSP# provides parity protection. It must
connect to the appropriate pins/lands of all processor FSB agents.
A correct parity signal is high if an even number of covered signals are low
and low if an odd number of covered signals are low. While RS[2:0]# = 000,
RSP# is also high, since this indicates it is not being driven by any agent
guaranteeing correct parity.
SKTOCC#
Output
SKTOCC# (Socket Occupied) will be pulled to ground by the processor.
System board designers may use this signal to determine if the processor
is present.
SMI#
Input
SMI# (System Management Interrupt) is asserted asynchronously by
system logic. On accepting a System Management Interrupt, the processor
saves the current state and enter System Management Mode (SMM). An
SMI Acknowledge transaction is issued, and the processor begins program
execution from the SMM handler.
If SMI# is asserted during the de-assertion of RESET# the processor will
tristate its outputs.
STPCLK#
Input
STPCLK# (Stop Clock), when asserted, causes the processor to enter a
low power Stop-Grant state. The processor issues a Stop-Grant
Acknowledge transaction, and stops providing internal clock signals to all
processor core units except the FSB and APIC units. The processor
continues to snoop bus transactions and service interrupts while in Stop-
Grant state. When STPCLK# is de-asserted, the processor restarts its
internal clock to all units and resumes execution. The assertion of
STPCLK# has no effect on the bus clock; STPCLK# is an asynchronous
input.
TCK
Input
TCK (Test Clock) provides the clock input for the processor Test Bus (also
known as the Test Access Port).
TDI
Input
TDI (Test Data In) transfers serial test data into the processor. TDI provides
the serial input needed for JTAG specification support.
TDO
Output
TDO (Test Data Out) transfers serial test data out of the processor. TDO
provides the serial output needed for JTAG specification support.
TESTHI[13:0]
Input
TESTHI[13:0] must be connected to a VTT power source through a resistor
for proper processor operation. See Section 2.5 for more details.
THERMDA
Other
Thermal Diode Anode. See Section 5.2.7.
THERMDC
Other
Thermal Diode Cathode. See Section 5.2.7.
Table 4-3. Signal Description (Sheet 7 of 9)
Name
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| BX80547RE2667C | 32-BIT, 2600 MHz, MICROPROCESSOR, PBGA775 |
| BX80547RE2933CN | 32-BIT, 2930 MHz, MICROPROCESSOR, PBGA775 |
| BX80551PG2800FN | 32-BIT, 2800 MHz, MICROPROCESSOR, PBGA775 |
| BX80551PG2800FT | 32-BIT, 2800 MHz, MICROPROCESSOR, PBGA775 |
| BX80552360 | 32-BIT, 3460 MHz, MICROPROCESSOR, CBGA775 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BX80547RE2533CNS L7TU | 制造商:Intel 功能描述: |
| BX80547RE2667C S L7TM | 制造商:Intel 功能描述:MPU CELERON D 90NM 2.66GHZ 775PIN FCLGA4 - Boxed Product (Development Kits) |
| BX80547RE2667CNS L98V | 制造商:Intel 功能描述: |
| BX80547RE2800C S L7TN | 制造商:Intel 功能描述:MPU CELERON D 90NM 2.8GHZ 775PIN FCLGA4 - Boxed Product (Development Kits) |
| BX80547RE2800CNS L98W | 制造商:Intel 功能描述:MPU Celeron? D Processor 336 90nm 2.8GHz 775-Pin FCLGA4 |
发布紧急采购，3分钟左右您将得到回复。