- 您现在的位置：买卖IC网 > PDF目录17026 > CDB5529 (Cirrus Logic Inc)EVAL BOARD FOR CS5529 PDF资料下载
参数资料
| 型号： | CDB5529 |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 14/31页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR CS5529 |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 303 |
| 数据接口： | 串行 |
| 输入范围： | ±2.5 V |
| 在以下条件下的电源（标准）： | 2.6mW @ 2.5V |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | CS5529 |
| 已供物品： | 板，线缆，磁盘 |
| 产品目录页面： | 755 (CN2011-ZH PDF) |
| 相关产品： | CS5529-ASZR-ND - IC ADC 16BIT W/6BIT LATCH 20SSOP 598-1110-5-ND - IC ADC 16BIT W/6BIT LATCH 20SSOP |
| 其它名称： | 598-1015 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
CS5529
DS246F5
21
Performing Conversions
The CS5529 offers two modes of performing con-
versions: single conversion and continuous conver-
sions.
The
sections
that
follow
detail
the
differences and provides examples illustrating how
to use the modes. Note that it is assumed that the
configuration register has been initialized before
conversions are performed.
Performing Conversions with PF bit = 0
A single conversion is performed after the user
transmits the single conversion command (0xC0
Hexadecimal). At the completion of the conver-
sion, the DF (Done Flag) bit of the configuration
register will be set to a logic 1. While the conver-
sion is being performed, the user can read the con-
figuration register to determine if the DF bit is set.
Once DF has been set, the read conversion data reg-
ister command (0x96 Hexadecimal) can be issued
to read the conversion data register to obtain the
conversion data word.
Note:
1)The DF bit of the configuration register will
be cleared to logic 0 when the conversion
data register, the gain register, or the offset
register is read. Reading only the
configuration register will not clear the DF flag
bit.
2) If another single conversion command is
issued to the converter while it is performing
a conversion, the filter will abandon the
current conversion and restart a new
convolution cycle.
Performing Conversions with PF bit = 1
The PF (Port Flag) bit in the configuration register
eliminates the need for the user to monitor the DF
(Done Flag) in the configuration register to deter-
mine if the conversion is available. When PF is set
to a logic 1, SDO’s output pin behaves as a flag sig-
nal indicating when conversions are completed.
SDO will fall to logic 0 once a new conversion is
complete.
Single Conversion
A single conversion is performed after the user
transmits the single conversion command (0xC0
Hexadecimal). At the completion of the conver-
sion, SDO will fall to logic 0 to indicate that the
conversion is complete. To acquire the conversion,
the user must issue 8 SCLKs with SDI = logic 0
(i.e. the NULL command) to clear the SDO flag.
Upon the falling edge of the 8th SCLK, the SDO
pin will present the first bit (MSB) of the conver-
sion word. 24 SCLKs (high, then low) are then re-
quired to read the conversion word from the port.
Note:
1) The user must not give an explicit
command (other than the NULL command) to
read the conversion data register when the
PF bit is set to logic 1.
2) The data conversion word must be read
before a new command can be entered as the
converter will remain in the data mode until
the conversion word is read.
3) Once the conversion is read the converter
returns to the command mode.
Continuous Conversions
Continuous conversions are performed after the
user transmits the continuous conversions com-
mand (0xA0 Hexadecimal). At the completion of a
conversion, SDO will fall to logic 0 to indicate that
the conversion is complete. To read the conversion
word, the user must issue 8 SCLKs with SDI = log-
ic 0 (i.e. the NULL command) to clear the SDO
flag. Upon the falling edge of the 8th SCLK, the
SDO pin will present the first bit (MSB) of the con-
version word. 24 SCLKs (high, then low) are then
required to read the conversion word from the port.
When operating in the continuous conversion
mode, the user need not read every conversion. If
the user chooses not to read a conversion after SDO
falls, SDO will rise one XIN clock cycle before the
next conversion word is available and then fall
again to signal that another conversion word is
available. To exit the continuous conversion mode,
the user must issue any valid command, other than
the NULL command, to the SDI input when the
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J1F-EY | CONVERTER MOD DC/DC 72V 50W |
| GCM22DSXH | CONN EDGECARD 44POS DIP .156 SLD |
| CDB5368 | BOARD EVAL FOR CS5368 192KHZ ADC |
| VE-J1B-EY | CONVERTER MOD DC/DC 95V 50W |
| VE-J14-EY | CONVERTER MOD DC/DC 48V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CDB5530U | 功能描述:数据转换 IC 开发工具 Eval Bd 24-Bit 1-Ch Low-Noise ADC RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| CDB5532U | 功能描述:数据转换 IC 开发工具 Eval Bd 24Bit ADC w/ Ultra Low-Noise USB RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| CDB5534U | 功能描述:数据转换 IC 开发工具 Eval Bd 24Bit ADC w/ Ultra Low-Noise USB RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| CDB5534U-Z | 功能描述:EVAL BD 24-BIT ADCS W/ULTRALN PG 制造商:cirrus logic inc. 系列:- 零件状态:在售 A/D 转换器数:1 位数:24 采样率（每秒）:3.84k 数据接口:串行 输入范围:±2.5 V 不同条件下的功率（典型值）:35mW @ 3.84kSPS 使用的 IC/零件:CS5534 所含物品:板，电缆 标准包装:1 |
| CDB5540 | 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR CS5540 - Bulk |
发布紧急采购，3分钟左右您将得到回复。