- 您现在的位置：买卖IC网 > PDF目录17026 > CDB5529 (Cirrus Logic Inc)EVAL BOARD FOR CS5529 PDF资料下载
参数资料
| 型号： | CDB5529 |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 8/31页 |
| 文件大小： | 0K |
| 描述： | EVAL BOARD FOR CS5529 |
| 标准包装： | 1 |
| ADC 的数量： | 1 |
| 位数： | 16 |
| 采样率（每秒）： | 303 |
| 数据接口： | 串行 |
| 输入范围： | ±2.5 V |
| 在以下条件下的电源（标准）： | 2.6mW @ 2.5V |
| 工作温度： | -40°C ~ 85°C |
| 已用 IC / 零件： | CS5529 |
| 已供物品： | 板，线缆，磁盘 |
| 产品目录页面： | 755 (CN2011-ZH PDF) |
| 相关产品： | CS5529-ASZR-ND - IC ADC 16BIT W/6BIT LATCH 20SSOP 598-1110-5-ND - IC ADC 16BIT W/6BIT LATCH 20SSOP |
| 其它名称： | 598-1015 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页
CS5529
16
DS246F5
running. This allows the converter to quickly return
to the normal or low power mode once the PS/R bit
is set back to a logic 0. If D4 in the configuration
register is logic 1 and Power Save command is is-
sued, the sleep mode is entered reducing the con-
sumed power to less than 10 W. Since the sleep
mode disables the oscillator, approximately a 500
ms crystal oscillator start-up delay period is re-
quired before returning to the normal or low power
mode. If an external clock is used, the chip should
start within a few microseconds.
Output Word Rate
The WR2-WR0 bits of the configuration register
set the output conversion word rate of the converter
as shown in the Configuration Register Descrip-
tions table. The word rates indicated in the table as-
sume a master clock of 32.768 kHz. Upon reset the
converter is set to operate with an output word rate
of 15.0 Sps.
Digital Filter
The CS5529 has eight different linear phase digital
filters which set the output word rates (OWRs) as
stated in Configuration Register Descriptions.
These rates assume that XIN is 32.768 kHz. Each
of the filters has a magnitude response similar to
that shown in Figure 5. The filters are optimized to
settle to full accuracy every conversion and yield
better than 80 dB rejection for both 50 Hz and
60 Hz with output word rates at or below 15.0 Sps
(XIN = 32.768 kHz).
The converter’s digital filters scale with XIN. For
example with an output word rate of 15 Sps, the fil-
ter’s corner frequency is typically 12.7 Hz. If XIN
is increased to 64.536 kHz the OWR doubles and
the filter’s corner frequency moves to 25.4 Hz.
Clock Generator
The CS5529 includes a gate which can be connect-
ed with an external crystal to provide the master
clock for the chip. The chip is designed to operate
using a low-cost 32.768 kHz “tuning fork” type
crystal. One lead of the crystal should be connected
to XIN and the other to XOUT. Lead lengths
should be minimized to reduce stray capacitance.
Note that the converter will operate with an exter-
nal (CMOS compatible) clock with frequencies up
to 100 kHz.
Reset System
The reset system bit permits the user to perform a
hardware reset. A hardware reset can be initiated at
any time by writing a logic 1 to the RS (Reset Sys-
tem) bit in the configuration register. After a hard-
ware reset cycle is complete, the serial port logic is
reset and the RV (Reset Valid) bit in the configura-
tion register is set to indicate that a valid reset oc-
curred. After a reset, the on-chip registers are
initialized to the following states and the converter
is placed in the command mode where it waits for
a valid command.
Note:
A system reset can be initiated at any time by
writing a logic 1 to the RS (Reset System) bit
in the configuration register. After a reset, the
RV (Reset Valid) bit is set until the
configuration register is read. The user must
then write a logic 0 to the RS bit to take the
part out of the reset mode.
Figure 5. Filter Response
(Normalized to Output Word Rate = 1).
Configuration Register:
000040(H)
Offset Register:
000000(H)
Gain Register:
400000(H)
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J1F-EY | CONVERTER MOD DC/DC 72V 50W |
| GCM22DSXH | CONN EDGECARD 44POS DIP .156 SLD |
| CDB5368 | BOARD EVAL FOR CS5368 192KHZ ADC |
| VE-J1B-EY | CONVERTER MOD DC/DC 95V 50W |
| VE-J14-EY | CONVERTER MOD DC/DC 48V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CDB5530U | 功能描述:数据转换 IC 开发工具 Eval Bd 24-Bit 1-Ch Low-Noise ADC RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| CDB5532U | 功能描述:数据转换 IC 开发工具 Eval Bd 24Bit ADC w/ Ultra Low-Noise USB RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| CDB5534U | 功能描述:数据转换 IC 开发工具 Eval Bd 24Bit ADC w/ Ultra Low-Noise USB RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| CDB5534U-Z | 功能描述:EVAL BD 24-BIT ADCS W/ULTRALN PG 制造商:cirrus logic inc. 系列:- 零件状态:在售 A/D 转换器数:1 位数:24 采样率（每秒）:3.84k 数据接口:串行 输入范围:±2.5 V 不同条件下的功率（典型值）:35mW @ 3.84kSPS 使用的 IC/零件:CS5534 所含物品:板，电缆 标准包装:1 |
| CDB5540 | 制造商:Cirrus Logic 功能描述:EVAL BOARD FOR CS5540 - Bulk |
发布紧急采购，3分钟左右您将得到回复。