参数资料
型号: CH7303
厂商: Electronic Theatre Controls, Inc.
英文描述: Chrontel CH7303 HDTV / DVI Encoder
中文描述: 昆泰CH7303的HDTV / DVI译码器
文件页数: 3/15页
文件大小: 330K
代理商: CH7303
CHRONTEL
CH7303
209-0000-031
Rev. 0.4,
8/26/2002
3
1.2
Table 1: Pin Description
Pin #
2
1
Pin Description
# Pins
Type
Symbol
DE
Description
In
Data Enable
This pin accepts a data enable signal which is high when active video data is
input to the device, and low all other times. The levels are 0 to VDDV, and
the VREF signal is used as the threshold level. This input is used by the
DVI.
Reference Voltage Input
The VREF pin inputs a reference voltage of VDDV / 2. The signal is
derived externally through a resistor divider and decoupling capacitor, and
will be used as a reference level for data, sync, data enable and clock inputs.
Horizontal Sync Input
This pin accepts a horizontal sync input for use with the input data. The
amplitude will be 0 to VDDV and the VREF signal is used as the threshold
level.
Vertical Sync Input
This pin accepts a vertical sync input for use with the input data. The
amplitude will be 0 to VDDV and the VREF signal is used as the threshold
level.
DVI Link Detect Output
When the GPIO[1] pin is configured as an output, this pin can be used to
output the DVI detect signal (pulls low when a termination change has been
detected on the HPDET input). This is an open drain output. The output is
released through serial port control.
General Purpose Input - Output[0]
(Weak internal pull-up)
This pin provides a general purpose I/O controlled via the serial port. The
internal pull-up will be to the DVDD supply.
Hot Plug Detect
(internal pull-down)
This input pin determines whether the DVI is connected to a DVI monitor.
When terminated, the monitor is required to apply a voltage greater than 2.4
volts. Changes on the status of this pin will be relayed to the graphics
controller via GPIO[1]/TLDET* pin pulling low.
Address Select (Internal pull-up)
This pin determines the serial port address of the device (1,1,1,0,1,AS*,AS).
Reset* Input (Internal pull-up)
When this pin is low, the device is held in the power-on reset condition.
When this pin is high, reset is controlled through the serial port register.
Serial Port Data Input / Output
This pin functions as the bi-directional data pin of the serial port and
operates with inputs from 0 to VDDV. Outputs are driven from 0 to
VDDV.
Serial Port Clock Input
This pin functions as the clock input of the serial port and operates with
inputs from 0 to VDDV.
DVI Swing Control
This pin sets the swing level of the DVI outputs. A 2.4K ohm resistor
should be connected between this pin and TGND using short and wide
traces.
DVI Data Channel 0 Outputs
These pins provide the DVI differential outputs for data channel 0 (blue).
DVI Data Channel 1 Outputs
These pins provide the DVI differential outputs for data channel 1
(green).
3
1
In
VREF
4
1
In
H
5
1
In
V
7
2
In/Out
GPIO[1] /
HPINT
8
2
In/Out
GPIO[0]
9
1
In
HPDET
10
1
In
AS
13
1
In
RESET*
14
1
In/Out
SPD
15
1
In
SPC
19
1
In
VSWING
22, 21
2
Out
TDC0,
TDC0*
TDC1,
TDC1*
25, 24
2
Out
相关PDF资料
PDF描述
CH8398A TRUE-COLOR CHRONDAC WITH 16-BIT INTERFACE
CHF1206CNT 20 W Power RF Chip Termination
CHF1206CNT500LY 20 W Power RF Chip Termination
CHF1206CNT500LZ 20 W Power RF Chip Termination
CHF1206CNT500LX 20 W Power RF Chip Termination
相关代理商/技术参数
参数描述
CH7317A-TF 制造商:CHRONTEL 功能描述:SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQFP64
CH731UPT 制造商:CHENMKO 制造商全称:Chenmko Enterprise Co. Ltd. 功能描述:SCHOTTKY BARRIER DIODE VOLTAGE 40 Volts CURRENT 0.03 Ampere
CH732 制造商:Thomas & Betts 功能描述:
CH732MV 制造商:Thomas & Betts 功能描述:B32 DBL LOCK SYS 1XPG29-1
CH740H-40PT 制造商:CHENMKO 制造商全称:Chenmko Enterprise Co. Ltd. 功能描述:SCHOTTKY BARRIER DIODE VOLTAGE 40 Volts CURRENT 0.04 Ampere