- 您现在的位置：买卖IC网 > PDF目录380086 > CS61884-IB (CIRRUS LOGIC INC) Octal T1/E1/J1 Line Interface Unit PDF资料下载
参数资料
| 型号： | CS61884-IB |
| 厂商： | CIRRUS LOGIC INC |
| 元件分类： | 数字传输电路 |
| 英文描述： | Octal T1/E1/J1 Line Interface Unit |
| 中文描述： | DATACOM, PCM TRANSCEIVER, PBGA160 |
| 封装： | FBGA-160 |
| 文件页数： | 28/72页 |
| 文件大小： | 1474K |
| 代理商： | CS61884-IB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
CS61884
28
DS485PP4
During host mode operation, LOS is reported in the
LOS Status Monitor Register. Both the LOS pins
and theregister bitsreflectLOS status inhost mode
operation.The LOS pins and status bits are set high
(indicating loss of signal) during reset, power-up,
or channel powered-down.
10.6 Alarm Indication Signal (AIS)
The CS61884 detects all ones alarm condition per
the relevant ANSI, ITU, and ETSI specifications.
In general, AIS is indicated when the one’s density
of the receive signal exceeds that dictated by the
relevant specification. This feature is only avail-
able in host mode (Refer to
LOS/AIS Mode En-
able Register (0Dh)
(See Section 14.14 on
page 37)).
ANSI T1.231 AIS (T1/J1 Mode) -
The AIS condi-
tion is declared when less than 9 zeros are received
within a sliding window of 8192 bits. This corre-
sponds to a ones density of 99.9% over a period of
5.3 ms. The AIS condition is cleared when nine or
more zeros are detected in a sliding window of
8192 bits.
ITU G.775 AIS (E1 Mode) -
The AIS condition is
declared when less than 3 zeros are received within
two consecutive 512 bit windows. The AIS condi-
tion is cleared when 3 or more zeros are received in
two consecutive 512 bit windows.
ETSI 300 233 (E1 Mode) -
The AIS condition is
declared when less than 3 zeros are received in a
512 bitwindow. The AIS condition iscleared when
a 512 bit window is received containing 3 or more
zeros.
11. JITTER ATTENUATOR
The CS61884 internal jitter attenuators can be
switched into either the receive or transmit paths.
Alternatively, it can be removed from both paths to
reduce the propagation delay.
During Hardware mode operation, the location of
the jitter attenuator for all eight channels are con-
trolled by the JASEL pin (Refer to
Table 6
for pin
configurations). The jitter attenuator’s FIFO length
and corner frequency, can not be changed in hard-
ware mode. The FIFO length and corner frequency
are set to 32 bits and 1.25Hz for the E1 operational
modes and to 32 bits and 3.78Hz in the T1/J1 oper-
ational modes.
During host mode operation, the location of the jit-
ter attenuator for all eight channels are set by bits 0
and 1 in the
Global Control Register (0Fh)
(See
Section 14.16 on page 38). The GLOBAL CON-
TROL REGISTER (0Fh) also configures the jitter
attenuator’s FIFO length (bit 3) and corner fre-
quency (bit 2).
The attenuator consists of a 64-bit FIFO, a narrow-
band monolithic PLL, and control logic. The jitter
attenuator requires no external crystal. Signal jitter
is absorbed in the FIFO which is designed to nei-
ther overflow nor underflow.
If overflow or underflow is imminent, the jitter
transfer function is altered to ensure that no bit-er-
rors occur. A configuration option is provided to
reduce the jitter attenuator FIFO length from 64
bits to 32 bits in order to reduce propagation delay.
The jitter attenuator -3 dB knee frequency depends
on the settings of the Jitter Attenuator FIFO length
and the Jitter Attenuator Corner Frequency bits 2
and 3, in the
Global Control Register (0Fh)
(See
Section 14.16 on page 38)). Setting the lowest cor-
ner frequency guarantees jitter attenuation compli-
ance to European specifications TBR 12/13 and
ETSI ETS 300 011 in E1 mode. The jitter attenua-
tor is also compliant with ITU-T G.735, G.742,
G.783 and AT&T Pub. 62411 (Refer to
Figure 19
on page 58
and
Figure 20 on page 58
).
Table 6. Jitter Attenuator Configurations
PIN STATE
LOW
HIGH
OPEN
JITTER ATTENUATOR POSITON
Transmit Path
Receive Path
Disabled
相关PDF资料 |
PDF描述 |
|---|---|
| CS61884-IQ | Octal T1/E1/J1 Line Interface Unit |
| CS62180A | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CS62180 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CS62180B | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CS62180B-IL | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS61884-IQ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Octal T1/E1/J1 Line Interface Unit |
| CS61884-IQZ | 功能描述:网络控制器与处理器 IC IC Octal T1/E1/J1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS61884-IQZR | 功能描述:网络控制器与处理器 IC IC Octal T1/E1/J1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS61884-IRZ | 功能描述:网络控制器与处理器 IC IC Octal T1/E1/J1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS61884-IRZR | 功能描述:网络控制器与处理器 IC IC Octal T1/E1/J1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。