- 您现在的位置：买卖IC网 > PDF目录380086 > CS61884-IB (CIRRUS LOGIC INC) Octal T1/E1/J1 Line Interface Unit PDF资料下载
参数资料
| 型号： | CS61884-IB |
| 厂商： | CIRRUS LOGIC INC |
| 元件分类： | 数字传输电路 |
| 英文描述： | Octal T1/E1/J1 Line Interface Unit |
| 中文描述： | DATACOM, PCM TRANSCEIVER, PBGA160 |
| 封装： | FBGA-160 |
| 文件页数： | 39/72页 |
| 文件大小： | 1474K |
| 代理商： | CS61884-IB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
CS61884
DS485PP4
39
14.18 Line Length Data Register (11h)
14.19 Output Disable Register (12h)
14.20 AIS Status Register (13h)
14.21 AIS Interrupt Enable Register (14h)
BIT
NAME
Description
The value written to the 4-LSBs of this register specifies whether the device is operating in
either T1/J1 or E1 modes and the associated pulse shape as shown below is being transmit-
ted.
Register bits default to 00h after power-up or reset.
RESERVED (These bits must be set to 0.)
This bit specifies the use of internal (Int_ExtB = 1) or external (Int_ExtB = 0) receiver line
matching. The line impedance for both the receiver and transmitter are chosen through the
LEN [3:0] bits in this register.
These bits setup the line impedance for both the receiver and the transmitter path and the
desired pulse shape for a specific channel. The channel is selected with the Line Length
Channel ID register (0x10). The following table shows the available transmitter pulse
shapes.
LEN [3:0]
Operation
Mode
0000
E1
120
3.0V
0001
T1/J1
100
DS1, Option A (undershoot)
0010
T1/J1
100
DS1, Option A (0dB)
0011
T1/J1
100
0 - 133Ft (0.6dB)
0100
T1/J1
100
133 - 266Ft (1.2dB)
0101
T1/J1
100
266 - 399Ft (1.2dB)
0110
T1/J1
100
399 - 533Ft (2.4dB)
0111
T1/J1
100
533 - 655Ft (3.0dB)
1000
E1
75
2.37V
[7:5]
RSVD
[4]
INT_EXTB
[3:0]
LEN[3:0]
Line Length Selection
Phase Samples
per UI
12
14
14
13
13
13
13
13
12
BIT
[7:0]
NAME
OENB 7-0 Setting bit n of this register to
“
1
”
High-Z the TX output driver on channel n of the device.
Register bits default to 00h after power-up or reset.
Description
BIT
[7:0]
NAME
AISS 7-0
Description
A
“
1
”
in bit position n indicates that the receiver has detected an AIS condition on channel n,
which generates an interrupt on the INT pin.
Register bits default to 00h after power-up or
reset.
BIT
[7:0]
NAME
AISE 7-0
Description
This register enables changes in the AIS Status register to be reflected in the AIS Interrupt
Status register, thus causing an interrupt on the INT pin.
Register bits default to 00h after
power-up or reset.
相关PDF资料 |
PDF描述 |
|---|---|
| CS61884-IQ | Octal T1/E1/J1 Line Interface Unit |
| CS62180A | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CS62180 | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CS62180B | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CS62180B-IL | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS61884-IQ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Octal T1/E1/J1 Line Interface Unit |
| CS61884-IQZ | 功能描述:网络控制器与处理器 IC IC Octal T1/E1/J1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS61884-IQZR | 功能描述:网络控制器与处理器 IC IC Octal T1/E1/J1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS61884-IRZ | 功能描述:网络控制器与处理器 IC IC Octal T1/E1/J1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS61884-IRZR | 功能描述:网络控制器与处理器 IC IC Octal T1/E1/J1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。