参数资料
| 型号： | CS61884-IRZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 20/72页 |
| 文件大小： | 0K |
| 描述： | IC LN INTERF T1/E1/J1 160-LFBGA |
| 标准包装： | 126 |
| 功能： | 线路接口单元（LIU） |
| 接口： | E1，J1，T1 |
| 电路数： | 8 |
| 电源电压： | 3.14 V ~ 3.47 V |
| 功率（瓦特）： | 1.73W |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 160-LFBGA |
| 供应商设备封装： | 160-TFGBA（13x13） |
| 包装： | 散装 |
| 包括： | AMI 编码器和解码器，B8ZS 编码器和解码器，HDB3 编码器和解码器，LOS 检测 |
| 产品目录页面： | 759 (CN2011-ZH PDF) |
| 其它名称： | 598-1717 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
CS61884
DS485F3
27
RPOS/RDATA pin. When bipolar violations are
detected by the decoder, the RNEG/BPV pin is as-
serted “High”. This pin is driven “high” one RCLK
period for every bipolar violation that is not part of
the zero substitution rules. Unipolar mode is en-
tered by holding the TNEG pin “High” for more
than 16 MCLK cycles.
In hardware mode, the B8ZS/HDB3/AMI encod-
ing/Decoding is activated via the CODEN pin. In
host mode, the Global Control Register (0Fh)
(See Section 14.16 on page 38) is used to select the
encoding/decoding for all channels.
10.3 RZ Output Mode
In this mode the RTIP and RRING inputs are sliced
to data values that are output on RPOS and RNEG.
This mode is used in applications that have clock
recovery circuitry external to the LIU. To support
external clock recovery, the RPOS and RNEG out-
puts are XORed and output on an edge of RCLK.
This mode is entered when MCLK is tied high.
NOTE: The valid RCLK edge of the RPOS/RNEG data
is controlled by the CLKE pin.
10.4 Receiver Powerdown/High-Z
All eight receivers are powered down when MCLK
is held low. In addition, this will force the RCLK,
RPOS, and RNEG outputs into a high impedance
state.
10.5 Loss-of-Signal (LOS)
The CS61884 makes use of both analog and digital
LOS detection circuitry that is compliant to the lat-
est specifications. During T1/J1 operation ANSI
T1.231 is supported and in E1 operation mode, ei-
ther ITU G.775 or ETSI 300 233 is supported. The
LOS condition in E1 mode is changed from ITU
G.775 to ETSI 300 233 in the LOS/AIS Mode En-
The LOS detector increments a counter each time a
zero is received, and resets the counter each time a
one “mark” is received. Depending on LOS detec-
tion mode, the LOS signal is set when a certain
number of consecutive zeros are received. In
Clock/Data recovery mode, this forces the recov-
ered clock to be replaced by MCLK at the RCLK
output. In addition the RPOS/RNEG outputs are
forced “high” for the length of the LOS period ex-
cept when local and analog loopback are enabled.
Upon exiting LOS, the recovered clock replaces
MCLK on the RCLK output. In Data recovery
mode, RCLK is not replaced by MCLK when LOS
is active. The LOS detection modes are summa-
rized below.
NOTE: T1.231, G.775 and ETSI 300 233 are all avail-
able in host mode, but in hardware mode only
ETSI 300 233 and T1.231 are available.
ANSI T1.231 (T1/J1 Mode Only) - LOS is detect-
ed if the receive signal is less than 200 mV for a pe-
riod of 176 continuous pulse periods. The channel
exits the LOS condition when the pulse density ex-
ceeds 12.5% over 176 pulse periods since the re-
ceipt of the last pulse. An incoming signal with a
pulse amplitude exceeding 250 mV will cause a
pulse transition on the RPOS/RDATA or RNEG
outputs.
ITU G.775 (E1 Mode Only) - LOS is declared
when the received signal level is less than 200 mV
for 32 consecutive pulse periods (typical). The de-
vice exits LOS when the received signal achieves
12.5% ones density with no more than 15 consecu-
tive zeros in a 32 bit sliding window and the signal
level exceeds 250 mV.
ETSI 300 233 (E1 Host Mode Only) - The LOS
indicator becomes active when the receive signal
level drops below 200 mV for more than 2048
pulse periods (1 msec). The channel exits the LOS
state when the input signal exceeds 250 mV and
has transitions for more than 32 pulse periods
(16
μsec). This LOS detection method can only be
selected while in host mode.
相关PDF资料 |
PDF描述 |
|---|---|
| CS8130-CS | IC IR TRANSCEIVER 2-5V 20-SSOP |
| CS8190EDWF20G | IC TACH/SPEEDO DRVR PREC 20SOICW |
| CS8191XNF16 | IC DRVR AIRCORE TACH/SPEED 16DIP |
| CS82C5296 | IC UART/BRG 5V 16MHZ 28-PLCC |
| CS82C59A-1296 | IC CTRL INTERRUPT 12.5MHZ 28PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS61884-IRZR | 功能描述:网络控制器与处理器 IC IC Octal T1/E1/J1 Line Interface Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS6193-000 | 功能描述:多芯电缆 RoHS:否 制造商:Alpha Wire 导体数量:3 线规 - 美国线规（AWG）:16 绞合:19 x 29 屏蔽:Shielded 长度:100 ft 电压额定值:600 V 外壳材料:Polytetrafluoroethylene (PTFE) 绝缘材料:Polytetrafluoroethylene (PTFE) 类型:Communication and Control |
| CS61N | 功能描述:CM SCREWDRIVER,6IN1,INTERCHANGEA 制造商:apex tool group 系列:* 零件状态:在售 标准包装:1 |
| CS62 | 制造商:Thomas & Betts 功能描述:Cable Accessories Compression Splice Aluminum |
| CS6-20 | 制造商:SUPERWORLD 制造商全称:Superworld Electronics 功能描述:POWER TRANSFORMER |
发布紧急采购，3分钟左右您将得到回复。