- 您现在的位置：买卖IC网 > PDF目录380086 > CS62180B (Cirrus Logic, Inc.) Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF资料下载
参数资料
| 型号： | CS62180B |
| 厂商： | Cirrus Logic, Inc. |
| 元件分类： | 通信及网络 |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件页数： | 46/50页 |
| 文件大小： | 411K |
| 代理商： | CS62180B |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页
during the 6
th
and 12
th
frames. The original LSB
of the channel is actually replaced with the sig-
naling data, hence this is known as "robbed-bit"
signaling. The 6
th
and 12
th
frames can be treated
as one, 2-state channel, allowing a 2-state signal
to be updated twice every superframe. The two
frames can also be treated as separate channels
(A and B), yielding up to 4 separate codes for
each channel every superframe. For voice grade
applications, these signaling bits offer no notice-
able degradation in the signal quality. When
error-free data transmission is required however,
robbed bit signaling can be disabled (transparent
mode), and some other signaling facility must be
provided by the host system.
193E Framing Format
The 193E or Extended Superframe Format al-
lows much greater flexibility in both the use of
the framing bits, and the number of signaling
channels provided. As shown in Figure A6, the
framing bits are divided into 3 channels. The
FPS, or Framing Pattern Sequence, provides a
synchronization signal for determining frame and
superframe alignment. The FDL, or 4 kHz Facil-
ity Data Link, provides a dedicated channel for
system messages. The CRC (Cyclic Redundancy
Check) channel allows CRC check sums to be
transmitted with each superframe to monitor line
quality. As with the 193S format, every 6th
frame is designated as a signaling frame. The 4
signaling frames (6, 12, 18, and 24) can be mul-
tiplexed in different configurations to provide 2,
4, or 16-state signaling codes.
SLC-96
Framing Format
The SLC-96
T1 format is used between the Lo-
cal Digital Switch (LDS) and a SLC-96
Remote Terminal (RT). The framing format is a
SF(D4
) superframe format with specialized
Data Link (DL) information bits. The DL bits
consist of Concentrator (C), Spoiler (S), Mainte-
nance (M), Alarm (A) and Protection Line
Switch (PLS) bits as shown in Figure A7.
T1DM Framing Format
The T1DM T1 format is used for DDS
service
among hub and local intermediate DDS
offices.
As shown in Figure A8, the framing format is a
SF(D4
) superframe format with a specialized
channel 24 structure. The T1DM accepts up to
23 DS-0 signals and inserts one seven-bit byte
from each signal into the first twenty-three 8-bit
channel slots of the DS1 frame. The 24th chan-
nel slot contains a special synchronizing byte as
shown in Figure A9. DDS
equipment insures
that every DS0 channel contains at least one "1".
Therefore, neither B8ZS nor bit-7 zero substitu-
tion should be selcted in the CS62180B.
193E
Frame
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
F-bits
FPS FDL CRC
m
Channel
bits
Data
Signaling
Signaling
Options
T
2
4
16
1-8
C1
m
0
m
C2
1-7
Bit 8
-
A
A
A
m
1-8
0
m
C3
m
1
1-7
Bit 8
-
A
B
B
m
1-8
C4
m
0
m
C5
1-7
Bit 8
-
A
A
C
m
1-8
1
m
C6
m
1
1-7
Bit 8
-
A
B
D
Figure A6. 193E Framing Format
CS62180B
46
DS225PP
2
相关PDF资料 |
PDF描述 |
|---|---|
| CS62180B-IL | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| CS62LS4008GC | Low Power CMOS SRAM 512K X 8 Bits |
| CS62LS4008GI | Low Power CMOS SRAM 512K X 8 Bits |
| CS62LS4008HC | Low Power CMOS SRAM 512K X 8 Bits |
| CS62LS4008HI | Low Power CMOS SRAM 512K X 8 Bits |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS62180B-IL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cirrus Logic 功能描述: |
| CS62180B-IL/C | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cirrus Logic 功能描述: |
| CS62180B-ILR | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cirrus Logic 功能描述: |
| CS62180B-IP | 制造商:Cirrus Logic 功能描述:T1 FRAMER - Rail/Tube |
| CS6224A | 制造商:Cypress Semiconductor 功能描述: |
发布紧急采购，3分钟左右您将得到回复。