参数资料
型号: CS8420-CSZ
厂商: Cirrus Logic Inc
文件页数: 35/94页
文件大小: 0K
描述: IC SAMPLE RATE CONVERTER 28SOIC
标准包装: 27
类型: 采样率转换器
应用: CD-R,DAT,DVD,MD,VTR
安装类型: 表面贴装
封装/外壳: 28-SOIC(0.295",7.50mm 宽)
供应商设备封装: 28-SOIC
包装: 管件
产品目录页面: 759 (CN2011-ZH PDF)
配用: 598-1782-ND - EVALUATION BOARD FOR CS8420
其它名称: 598-1125-5
40
DS245F4
CS8420
10.8
Interrupt 1 Register Status (07h) (Read Only)
For all bits in this register, a “1” means the associated interrupt condition has occurred at least
once since the register was last read. A”0” means the associated interrupt condition has NOT
occurred since the last reading of the register. Reading the register resets all bits to 0, unless
the interrupt mode is set to level and the interrupt source is still true. Status bits that are masked
off in the associated mask register will always be “0” in this register. This register defaults to 00.
TSLIP
AES3 transmitter source data slip interrupt. In data flows with no SRC, and where OMCK, which
clocks the AES3 transmitter, is asynchronous to the data source, this bit will go high every time
a data sample is dropped or repeated. Also, when TCBL is an input, and when the SRC is not
in use, this bit will go high on receipt of a new TCBL signal.
OSLIP
Serial audio output port data slip interrupt. When the serial audio output port is in Slave mode,
and OLRCK is asynchronous to the port data source, this bit will go high every time a data sam-
ple is dropped or repeated. Also, when the SRC is used, and the SRC output goes to the output
serial port configured in Slave mode, this bit will indicate if the ratio of OMCK frequency to OL-
RCK frequency does not match what is set in the CLK1 and CLK0 bits.
SRE
Sample rate range exceeded indicator. Occurs if Fsi/Fso or Fso/Fsi exceeds 3.
OVRGL
Over-range indicator for left (A) channel SRC output. Occurs on internal over-range for left
channel data. Note that the CS8420 automatically clips over-ranges to plus or minus full scale.
OVRGR
Over-range indicator for right (B) channel SRC output. Occurs on internal over-range for right
channel data. Note that the CS8420 automatically clips over-ranges to plus or minus full scale
DETC
D to E C-buffer transfer interrupt. The source for this bit is true during the D to E buffer transfer
in the C bit buffer management process.
EFTC
E to F C-buffer transfer interrupt. The source for this bit is true during the E to F buffer transfer
in the C bit buffer management process.
RERR
A receiver error has occurred. The Receiver Error register may be read to determine the nature
of the error which caused the interrupt.
7
6
5
4
32
10
TSLIP
OSLIP
SRE
OVRGL
OVRGR
DETC
EFTC
RERR
相关PDF资料
PDF描述
15280-18PG-321 CONN JACK 18POS CABLE PIN
CS496112-CQZ IC DSP 32BIT 8CH SER I/O 144LQFP
CS181022-CQZ IC COBRANET CS181022 144LQFP
AD1896AYRSZ IC CONV SAMPLE RATE ASYNC 28SSOP
CS6422-CSZ IC SPEAKERPHONE ENHANCED 20SOIC
相关代理商/技术参数
参数描述
CS8420-CSZ/D1 制造商:Cirrus Logic 功能描述:
CS8420-CSZR 功能描述:音频 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
CS8420-CSZR/D1 制造商:Cirrus Logic 功能描述:
CS8420-DS 功能描述:音频 DSP Digital Audio Sample Rate Converter RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
CS8420-DSR 功能描述:音频 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube