- 您现在的位置：买卖IC网 > PDF目录10253 > CS8420-CSZ (Cirrus Logic Inc)IC SAMPLE RATE CONVERTER 28SOIC PDF资料下载
参数资料
| 型号： | CS8420-CSZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 84/94页 |
| 文件大小： | 0K |
| 描述： | IC SAMPLE RATE CONVERTER 28SOIC |
| 标准包装： | 27 |
| 类型： | 采样率转换器 |
| 应用： | CD-R，DAT，DVD，MD，VTR |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 28-SOIC |
| 包装： | 管件 |
| 产品目录页面： | 759 (CN2011-ZH PDF) |
| 配用： | 598-1782-ND - EVALUATION BOARD FOR CS8420 |
| 其它名称： | 598-1125-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页当前第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页
DS245F4
85
CS8420
transmitted bit. The first byte read is the first byte received, and the first byte sent is the first byte trans-
mitted.
15.2.3
IEC60958 Recommended U Data Format for Consumer Applications
Modes (3) and (4) are intended for use in AES3 in, AES3 out situations, in which the input U data is for-
matted as recommended in the “IEC60958 Digital Audio Interface, part 3: Consumer applications” docu-
ment.
In this format, “messages” are formed in the U data from Information Units or IUs. An IU is 8 bits long, and
the MSB is always 1, and is called the start bit, or 'P' bit. The remaining 7-bits are called Q, R, S, T, U, V,
& W, and carry the desired data.
A “message” consists of 3 to 129 IUs. Multiple IUs are considered to be in the same message if they are
separated by 0 to 8 zeros, denoted here as filler. A filler sequence of nine or more zeros indicates an inter-
message gap. The desired information is normally carried in the sequence of corresponding bits in the
IUs. For example, the sequential Q bits from each IU make up the Q sub-code data that is used to indicate
Compact Disk track information. This data is automatically extracted from the received IEC60958 stream,
and is presented in the control port register map space.
Where incoming U data is coded in the above format, and needs to be re-transmitted, the data transfer
cannot be done using shift registers, because of the different Fsi and Fso sampling clocks. Instead, input
data must be buffered in a FIFO structure, and then read out by the AES3 transmitter at appropriate times.
Each bit of each IU must be transceived; unlike the audio samples, there can be no sample rate conver-
sion of the U data. Therefore, there are two potential problems:
(1) Message Partitioning
When Fso > Fsi, more data is transmitted than received per unit time. The FIFO will frequently be com-
pletely emptied. Sensible behavior must occur when the FIFO is empty, otherwise, a single incoming mes-
sage may be erroneously partitioned into multiple, smaller, messages.
(2) Overwriting
When Fso < Fsi, more data is received than transmitted per unit time. There is a danger of the FIFO be-
coming completely full, allowing incoming data to overwrite data that has not yet been output through the
AES3 transmitter.
15.2.4
Mode (3): Reserved
This mode has been removed. Use IEC Consumer mode B.
15.2.5
Mode (4): IEC Consumer B
In this mode, the partitioning problem is solved by buffering an entire message before starting to transmit
it. In this scheme, zero-segments between messages will be expanded when Fso > Fsi, but the integrity
of individual messages is preserved.
The overwriting problem (when Fso < Fsi) is solved by only storing a portion of the input U data in the
FIFO. Specifically, only the IUs themselves are stored (and not the zeros that provide inter-IU and inter-
message “filler”). An inter-IU filler segment of fixed length (OF) will be added back to the messages at the
FIFO output, where the length of OF is equal to the shortest observed input filler segment (IF).
Storing only IUs (and not filler) within the FIFO makes it possible for the slower AES3 transmitter to “catch
up” to the faster AES3 receiver as data is read out of the FIFO. This is because nothing is written into the
FIFO when long strings of zeros are input to the AES-EBU receiver. During this time of no writing, the
相关PDF资料 |
PDF描述 |
|---|---|
| 15280-18PG-321 | CONN JACK 18POS CABLE PIN |
| CS496112-CQZ | IC DSP 32BIT 8CH SER I/O 144LQFP |
| CS181022-CQZ | IC COBRANET CS181022 144LQFP |
| AD1896AYRSZ | IC CONV SAMPLE RATE ASYNC 28SSOP |
| CS6422-CSZ | IC SPEAKERPHONE ENHANCED 20SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS8420-CSZ/D1 | 制造商:Cirrus Logic 功能描述: |
| CS8420-CSZR | 功能描述:音频 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| CS8420-CSZR/D1 | 制造商:Cirrus Logic 功能描述: |
| CS8420-DS | 功能描述:音频 DSP Digital Audio Sample Rate Converter RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| CS8420-DSR | 功能描述:音频 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。