- 您现在的位置：买卖IC网 > PDF目录10253 > CS8420-CSZ (Cirrus Logic Inc)IC SAMPLE RATE CONVERTER 28SOIC PDF资料下载
参数资料
| 型号： | CS8420-CSZ |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 86/94页 |
| 文件大小： | 0K |
| 描述： | IC SAMPLE RATE CONVERTER 28SOIC |
| 标准包装： | 27 |
| 类型： | 采样率转换器 |
| 应用： | CD-R，DAT，DVD，MD，VTR |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 28-SOIC |
| 包装： | 管件 |
| 产品目录页面： | 759 (CN2011-ZH PDF) |
| 配用： | 598-1782-ND - EVALUATION BOARD FOR CS8420 |
| 其它名称： | 598-1125-5 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页当前第86页第87页第88页第89页第90页第91页第92页第93页第94页
DS245F4
87
CS8420
16. PLL FILTER
16.1
General
An on-chip Phase Locked Loop (PLL) is used to recover the clock from the incoming data stream. Figure
41 is a simplified diagram of the PLL in CS8420 devices. When the PLL is locked to an AES3 input stream,
it is updated at each preamble in the AES3 stream. This occurs at twice the sampling frequency, FS. When
the PLL is locked to ILRCK, it is updated at FS so that the duty cycle of the input doesn’t affect jitter.
There are some applications where low jitter in the recovered clock, presented on the RMCK pin, is impor-
tant. For this reason, the PLL has been designed to have good jitter attenuation characteristics, as shown
in Figure 44 and Figure 45. In addition, the PLL has been designed to use only the preambles of the AES3
stream to provide lock update information to the PLL. This results in the PLL being immune to data-depen-
dent jitter effects because the AES3 preambles do not vary with the data.
The PLL has the ability to lock onto a wide range of input sample rates with no external component changes.
If the sample rate of the input subsequently changes, for example in a varispeed application, the PLL will
only track up to ±12.5% from the nominal center sample rate. The nominal center sample rate is the sample
rate that the PLL first locks onto upon application of an AES3 data stream or after enabling the CS8420
clocks by setting the RUN control bit. If the 12.5% sample rate limit is exceeded, the PLL will return to its
wide lock range mode and re-acquire a new nominal center sample rate.
16.2
External Filter Components
16.2.1
General
The PLL behavior is affected by the external filter component values. Figure 5 on page 12 shows the rec-
ommended configuration of the two capacitors and one resistor that comprise the PLL filter. In Table 19
and Table 20, the component values shown for the 32 to 96 kHz range have the highest corner frequency
jitter attenuation curve, takes the shortest time to lock, and offers the best output jitter performance. The
ple rate to be 8 kHz, and increases the lock time of the PLL. Lock times are worst case for an Fsi transition
of 96 kHz.
Phase
Comparator
and Charge Pump
÷N
VCO
RMCK
INPUT
Crip
Cfilt
Rfilt
Figure 41. PLL Block Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| 15280-18PG-321 | CONN JACK 18POS CABLE PIN |
| CS496112-CQZ | IC DSP 32BIT 8CH SER I/O 144LQFP |
| CS181022-CQZ | IC COBRANET CS181022 144LQFP |
| AD1896AYRSZ | IC CONV SAMPLE RATE ASYNC 28SSOP |
| CS6422-CSZ | IC SPEAKERPHONE ENHANCED 20SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS8420-CSZ/D1 | 制造商:Cirrus Logic 功能描述: |
| CS8420-CSZR | 功能描述:音频 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| CS8420-CSZR/D1 | 制造商:Cirrus Logic 功能描述: |
| CS8420-DS | 功能描述:音频 DSP Digital Audio Sample Rate Converter RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
| CS8420-DSR | 功能描述:音频 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube |
发布紧急采购，3分钟左右您将得到回复。