参数资料
型号: CS8420-CSZ
厂商: Cirrus Logic Inc
文件页数: 44/94页
文件大小: 0K
描述: IC SAMPLE RATE CONVERTER 28SOIC
标准包装: 27
类型: 采样率转换器
应用: CD-R,DAT,DVD,MD,VTR
安装类型: 表面贴装
封装/外壳: 28-SOIC(0.295",7.50mm 宽)
供应商设备封装: 28-SOIC
包装: 管件
产品目录页面: 759 (CN2011-ZH PDF)
配用: 598-1782-ND - EVALUATION BOARD FOR CS8420
其它名称: 598-1125-5
DS245F4
49
CS8420
11.3
SRC Invalid State
Occasionally the CS8420 SRC will enter an invalid state. This can happen after the RUN bit has been set
when an AES3 stream is first plugged into the part or when a source device interrupts the SRC input stream.
When this happens, two symptoms may be noticeable: notches occurring in the frequency response and
spurious tones being generated in response to some input frequencies.
To avoid this problem in Software mode, use the microcontroller to monitor the UNLOCK bit in control reg-
ister 10h. When the part achieves lock, clear the RUN bit in register 4 and then set it again. This will reset
all internal state machines. Alternately, the user may use the following sequence:
1.
Power on CS8420.
2.
Write the following register sequence:
3.
Wait for PLL to lock.
4.
Wait 250ms for SRC to lock.
5.
Write the following register sequence:
6.
If PLL goes out of lock, start at step 2 and repeat.
When synchronizing multiple CS8420s, wait for all PLLs to lock before continuing to the next step. These
actions clear the invalid state if it has occurred.
In Hardware mode, monitor the RERR pin for receiver lock status. When the part achieves lock, set the RST
pin low for at least 200
μs and then set it high again. This action clears the invalid state if it has occurred.
When polling the RERR pin again, the user must account for the fact that the RERR pin will be high during
reset and remain high until the PLL has reachieved lock.
In either Software or Hardware mode, when clearing the invalid state, it is advisable to mute any devices
connected to the output of the CS8420.
11.4
C/U Buffer Data Corruption
Occasionally the C/U buffer data may be corrupted. This can happen after the RUN bit has been set and
data has been written to the C/U buffer (20h-37h). If no further data is written to the C buffer after the initial
write and the receiver input is interrupted multiple times, the contents of the buffer may be reset to all zeros.
The buffer will not be corrupted if the buffer data is being updated, only when the data is static and the re-
ceiver input has been interrupted multiple times.
To avoid this problem in Software mode when the C/U buffer contents should remain static, use the micro-
controller to monitor the UNLOCK bit in control register 10h or the RERR pin. If the part indicates the PLL
has lost lock, rewrite the C/U buffer data. Repeat this action every time the PLL goes out of lock.
In Hardware mode, this limitation does not exist as the serial C/U data is being fed directly to the transmitter.
Register
Value
04h
09h
03h
95h
04h
49h
Register
Value
03h
81h
04h
41h
相关PDF资料
PDF描述
15280-18PG-321 CONN JACK 18POS CABLE PIN
CS496112-CQZ IC DSP 32BIT 8CH SER I/O 144LQFP
CS181022-CQZ IC COBRANET CS181022 144LQFP
AD1896AYRSZ IC CONV SAMPLE RATE ASYNC 28SSOP
CS6422-CSZ IC SPEAKERPHONE ENHANCED 20SOIC
相关代理商/技术参数
参数描述
CS8420-CSZ/D1 制造商:Cirrus Logic 功能描述:
CS8420-CSZR 功能描述:音频 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
CS8420-CSZR/D1 制造商:Cirrus Logic 功能描述:
CS8420-DS 功能描述:音频 DSP Digital Audio Sample Rate Converter RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube
CS8420-DSR 功能描述:音频 DSP IC Digital Audio Sample Rate Convertr RoHS:否 制造商:Texas Instruments 工作电源电压: 电源电流: 工作温度范围: 安装风格: 封装 / 箱体: 封装:Tube