- 您现在的位置：买卖IC网 > PDF目录1992 > CY28548ZXC (Silicon Laboratories Inc)IC CLK CK505 960M/965M 64TSSOP PDF资料下载
参数资料
| 型号： | CY28548ZXC |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 28/30页 |
| 文件大小： | 0K |
| 描述： | IC CLK CK505 960M/965M 64TSSOP |
| 标准包装： | 28 |
| 类型： | 时钟/频率发生器 |
| PLL： | 是 |
| 主要目的： | Intel CPU 服务器 |
| 输入： | 时钟 |
| 输出： | LVCMOS |
| 电路数： | 1 |
| 比率 - 输入:输出： | 3:22 |
| 差分 - 输入:输出： | 无/是 |
| 频率 - 最大： | 400MHz |
| 电源电压： | 3.135 V ~ 3.465 V |
| 工作温度： | 0°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-TFSOP （0.240"，6.10mm 宽） |
| 供应商设备封装： | 64-TSSOP |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页
CY28548
........................Document #: 001-08400 Rev ** Page 7 of 30
32
SRCC11/ CR#_G
I/O,
DIF
Complementary 100 MHz differential serial reference clocks/3.3V CR#_G
Input Selected via CR#_G_EN/CR#_H_EN bit located in byte 6 bit 5 and 4.
When selected, CR#_G controls SRC9, CR#_H controls SRC10
33
SRCT11/ CR#_H
I/O,
DIF
True 100 MHz differential serial reference clocks/3.3V CR#_H Input Selected
via CR#_G_EN/CR#_H_EN bit located in byte 6 bit 5 and 4.
When selected, CR#_G controls SRC9, CR#_H controls SRC10
34
SRCT10
O, DIF True 100 MHz differential serial reference clocks.
35
SRCC10
O, DIF Complementary 100 MHz differential serial reference clocks.
36
VDD_SRC_IO
PWR
3.3V-1.25V Power supply for outputs.
37
CPU_STOP#
I
3.3V-tolerant input for stopping CPU outputs
During direct clock off to M1 mode transition, a serial load of BSEL data is driven
on CPU_STOP# and sampled on the rising edge of PCI_STOP#. See Figure 13
for more information.
38
PCI_STOP#
I
3.3V-tolerant input for stopping PCI and SRC outputs
During direct clock off to M1 mode transition, a serial load of BSEL data is driven
on CPU_STOP# and sampled on the rising edge of PCI_STOP#. See Figure 13
for more information.
39
VDD_SRC
PWR
3.3V Power supply for SRC PLL.
40
SRCC6
O, DIF Complementary 100 MHz differential serial reference clocks.
41
SRCT6
O, DIF True 100 MHz differential serial reference clocks.
42
VSS_SRC
GND
Ground for outputs.
43
SRCC7/ CR#_E
I/O,
DIF
Complementary 100 MHz differential serial reference clocks/3.3V CR#_E
Input. Selected via CR#_E_EN/CR#_F_EN bit located in byte 6 bit 7 and 6.
When selected, CR#_E controls SRC6, CR#_F controls SRC8
44
SRCT7/ CR#_F
I/O,
DIF
True 100 MHz differential serial reference clocks/3.3V CR#_FInput.
Selected via CR#_E_EN/CR#_F_EN bit located in byte 6 bit 7 and 6.
When selected, CR#_E controls SRC6, CR#_F controls SRC8
45
VDD_SRC_IO
PWR
3.3V-1.25V power supply for outputs.
46
SRCC8 / CPUC2_ITP
O, DIF Selectable Complementary differential CPU or SRC clock output.
ITP_EN = 0 @ CK_PWRGD assertion = SRC8
ITP_EN = 1 @ CK_PWRGD assertion = CPU2
47
SRCC8 / CPUC2_ITP
O, DIF Selectable True differential CPU or SRC clock output.
ITP_EN = 0 @ CK_PWRGD assertion = SRC8
ITP_EN = 1 @ CK_PWRGD assertion = CPU2
48
NC
No connect.
49
VDD_CPU_IO
PWR
3.3V-1.25V Power supply for outputs.
50
CPUC1
O, DIF Complementary differential CPU clock outputs.
Note that CPU1 is the iAMT clock and is on in that mode.
51
CPUT1
O, DIF True differential CPU clock outputs.
Note that CPU1 is the iAMT clock and is on in that mode.
52
VSS_CPU
GND
Ground for outputs.
53
CPUC0
O, DIF Complementary differential CPU clock outputs.
54
CPUT0
O, DIF True differential CPU clock outputs.
55
VDD_CPU
PWR
3.3V Power supply for CPU PLL.
56
CKPWRGD / PWRDWN#
I
3.3V LVTTL input. This pin is a level sensitive strobe used to latch the FS_A,
FS_B, FS_C, GLCK_SEL and ITP_EN.
After CKPWRGD (active HIGH) assertion, this pin becomes a real-time input for
asserting power down (active LOW).
TSSOP Pin Definitions (continued)
Pin No.
Name
Type
Description
相关PDF资料 |
PDF描述 |
|---|---|
| CY28551LFXC-3T | IC CLOCK INTEL/AMD SIS VIA 56QFN |
| CY28551LFXC | IC CLOCK INTEL/AMD SIS VIA 64QFN |
| CY2SSTV855ZXI | IC CLOCK DIFFDRV PLL DDR 28TSSOP |
| CY2SSTV857ZXI-27 | IC CLK DDR266/333BUF1:10 48TSSOP |
| CY2SSTV857ZXI-32 | IC CLK DDR266/333BUF1:10 48TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CY28548ZXCT | 功能描述:时钟发生器及支持产品 Intel 960/965M Crest line CK505 Intg Vreg RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| CY28551 | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Universal Clock Generator for Intel, VIA, and SIS㈢ |
| CY28551-3 | 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Universal Clock Generator for Intel, VIA and SIS㈢ |
| CY28551LFXC | 功能描述:时钟发生器及支持产品 Universal System Clk Intel AMD SiS Via RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
| CY28551LFXC-3 | 功能描述:时钟发生器及支持产品 Universal System Clk Intel AMD SiS Via RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56 |
发布紧急采购，3分钟左右您将得到回复。