参数资料
型号: CY28548ZXC
厂商: Silicon Laboratories Inc
文件页数: 5/30页
文件大小: 0K
描述: IC CLK CK505 960M/965M 64TSSOP
标准包装: 28
类型: 时钟/频率发生器
PLL:
主要目的: Intel CPU 服务器
输入: 时钟
输出: LVCMOS
电路数: 1
比率 - 输入:输出: 3:22
差分 - 输入:输出: 无/是
频率 - 最大: 400MHz
电源电压: 3.135 V ~ 3.465 V
工作温度: 0°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-TFSOP (0.240",6.10mm 宽)
供应商设备封装: 64-TSSOP
包装: 管件
CY28548
......................Document #: 001-08400 Rev ** Page 13 of 30
Byte 8: Control Register 8
Bit
@Pup
Name
Description
7
1
Device_ID3
0000 = CK505 Yellow Cover Device, 56-pin TSSOP
0001 = CK505 Yellow Cover Device, 64-pin TSSOP
0010 = CK505 Yellow Cover Device, 48-pin QFN (Reserved)
0011 = CK505 Yellow Cover Device, 56-pin QFN (Reserved)
0100 = CK505 Yellow Cover Device, 64-pin QFN
0101 = CK505 Yellow Cover Device, 72-pin QFN (Reserved)
0110 = CK505 Yellow Cover Device, 48-pin SSOP (Reserved)
0111 = CK505 Yellow Cover Device, 48-pin SSOP (Reserved)
1000 = Reserved
1001 = CY28548
1010 = Reserved
1011 = Reserved
1100 = Reserved
1101 = Reserved
1110 = Reserved
1111 = Reserved
6
0
Device_ID2
5
0
Device_ID1
4
1
Device_ID0
3
0
Reserved
2
0
Reserved
1
27M_NSS_OE
Output enable for 27M_NSS
0 = Output Disabled, 1 = Output Enabled
0
1
27M_SS_OE
Output enable for 27M_SS
0 = Output Disabled, 1 = Output Enabled
Byte 9: Control Register 9
Bit
@Pup
Name
Description
7
0
PCIF_0_with PCI_STOP#
Allows control of PCIF_0 with assertion of PCI_STOP#
0 = Free running PCIF, 1 = Stopped with PCI_STOP#
6
HW
TME_STRAP
Trusted mode enable strap status
0 = Normal, 1 = No overclocking
5
1
REF drive strength
0 = Low 1x, 1 = High 2x
4
0
TEST_MODE_SEL
Mode select either REF/N or tri-state
0 = All output tri-state, 1 = All output REF/N
3
0
TEST_MODE_ENTRY
Allow entry into test mode
0 = Normal operation, 1 = Enter test mode
2
1
12C_VOUT<2>
I2C_VOUT[2,1,0]
000 = 0.63V
001 = 0.71V
010 = 0.77V
011 = 082V
100 = 0.86V
101 = 0.90V (default)
110 = 0.93V
111 = unused
1
0
12C_VOUT<1>
0
1
12C_VOUT<0>
Byte 10: Control Register 10
Bit
@Pup
Name
Description
7
HW
GCLK_SEL latch
Readback of GCLK_SEL latch
0 = DOT96/LCD_100, 1 = SRC0/27 MHz
6
1
PLL3_EN
PLL3 power down
0 = Power down, 1 = Power up
相关PDF资料
PDF描述
CY28551LFXC-3T IC CLOCK INTEL/AMD SIS VIA 56QFN
CY28551LFXC IC CLOCK INTEL/AMD SIS VIA 64QFN
CY2SSTV855ZXI IC CLOCK DIFFDRV PLL DDR 28TSSOP
CY2SSTV857ZXI-27 IC CLK DDR266/333BUF1:10 48TSSOP
CY2SSTV857ZXI-32 IC CLK DDR266/333BUF1:10 48TSSOP
相关代理商/技术参数
参数描述
CY28548ZXCT 功能描述:时钟发生器及支持产品 Intel 960/965M Crest line CK505 Intg Vreg RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
CY28551 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Universal Clock Generator for Intel, VIA, and SIS㈢
CY28551-3 制造商:CYPRESS 制造商全称:Cypress Semiconductor 功能描述:Universal Clock Generator for Intel, VIA and SIS㈢
CY28551LFXC 功能描述:时钟发生器及支持产品 Universal System Clk Intel AMD SiS Via RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56
CY28551LFXC-3 功能描述:时钟发生器及支持产品 Universal System Clk Intel AMD SiS Via RoHS:否 制造商:Silicon Labs 类型:Clock Generators 最大输入频率:14.318 MHz 最大输出频率:166 MHz 输出端数量:16 占空比 - 最大:55 % 工作电源电压:3.3 V 工作电源电流:1 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-56