- 您现在的位置：买卖IC网 > PDF目录16128 > DMA-MC-O4-N2 (Lattice Semiconductor Corporation)IP CORE MCDMA CTLR ORCA 4 PDF资料下载
参数资料
| 型号： | DMA-MC-O4-N2 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 10/28页 |
| 文件大小： | 0K |
| 描述： | IP CORE MCDMA CTLR ORCA 4 |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | DMAMCO4N2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
Lattice Semiconductor
Table 2. State Descriptions (Continued)
Multi-Channel DMA Controller User’s Guide
State
Active DMA state four - S4
Compressed Timing Mode
Description
This is the last stage of the DMA transfer. The memw_n or iowout_n signal is de-
asserted, depends on the operation (I/O-to-memory or memory-to-I/O). The same
thing happens to the memr_n or iorout_n signal for only one of them being de-
asserted. The eopout_n signal is asserted if the current word register rolls over
from 0xFFFF to 0x0000. This causes the state machine to transition to state SI. If
block or demand transfer mode is selected, the counter has not rolled over, and
DMA hasn’t satis?ed the transfer complete-conditions, the state machine transitions
to a state where DMA transfers will continue. This next state depends upon the
mode of operation.
8237 Mode: The state machine transitions to state S2 as long as the higher order
address remains the same. If the higher order address for the new transfer
changes, the state machine transitions to state S1 to enable the external latch to
update its latched value.
Non-8237 Mode: The state machine transitions to state S2.
Input Signals: eopin_n
Asserted Output signals: eopout_n
Possible State Transitions: SI, S1, S2
This feature is only available in the 8237 mode MCDMA. The purpose of this mode
is to allow MCDMA to achieve greater throughput by compressing the memory-to-
I/O (or I/O-to-memory) transfer time to two clock cycles. In this mode, state S3 is
removed from the state machine. This causes the read pulse-width to equal the
write pulse-width. Thus, the transfer only has state S2 to change the address and
state S4 to perform a read/write operation.
Priority Request Encoder
This block prioritizes the DMA request and asserts the dack signal for the winning request. In the 8237 mode, the
arbitrating scheme is user programmable and available in either a ?xed priority or rotating priority mode. In non-
8237 operation, the arbitrating scheme is restricted to the ?xed priority mode.
In the ?xed priority mode, dreq[0] has the highest priority and dreq[n] has the lowest priority. In the 8237 mode,
n (channel number) is ?xed to 3 while in the non-8237 mode, n is user selectable (up to 16).
The rotating priority mode assigns the lowest priority to the channel that has been serviced most recently. This
mode ensures that all devices will be serviced fairly and prevents any one channel from monopolizing the system.
The maximum wait time for a channel to be serviced is the time taken to service all the other channels.
The main function of this block is to generate the dack[x] signal. Each channel has an associated priority register
that indicates the channel’s priority. In the ?xed priority mode, the values in these registers will never change, while
in the rotating priority mode, their values change every time a channel is serviced.
DMA Operation
In the non-8237 mode, each channel can be programmed to perform DMA operation between memory locations or
from I/O-to-memory. Each channel has a dedicated source address register that holds the address of the targeted
read memory location and a destination address register, which points to the targeted write memory location.
Memory locations are addressable, but I/O locations are not addressable. The source address register in the non-
8237 mode holds the memory location address during DMA transfers between an I/O device and memory.
10
相关PDF资料 |
PDF描述 |
|---|---|
| LHL10TB220K | INDUCTOR 22UH 2.1A RADIAL |
| EBC31DRTH | CONN EDGECARD 62POS DIP .100 SLD |
| LHL10TB183J | INDUCTOR 18000UH 81MA RADIAL |
| LHL10TB182J | INDUCTOR 1800UH .29A RADIAL |
| 1487EK | WIREWAY BOX CONNECTOR 8X8" |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DMA-MC-SC-N3 | 功能描述:数字信号处理器和控制器 - DSP, DSC DMA Controller RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| DMA-MC-XM-N3 | 功能描述:数字信号处理器和控制器 - DSP, DSC DMA Controller RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| DMA-MC-XP-N2 | 功能描述:数字信号处理器和控制器 - DSP, DSC DMA Controller RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| DM-A-PP | 制造商:DDK 制造商全称:DDK Ltd. 功能描述:Conversion Connector |
| DMA-SG-E3-U1 | 功能描述:开发软件 DMA Scatter/Gather RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。