- 您现在的位置：买卖IC网 > PDF目录1211 > DMA-MC-XP-N2 (Lattice Semiconductor Corporation)IP CORE MCDMA CTLR XPGA ISPXPGA PDF资料下载
参数资料
| 型号： | DMA-MC-XP-N2 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 23/28页 |
| 文件大小： | 0K |
| 描述： | IP CORE MCDMA CTLR XPGA ISPXPGA |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | DMAMCXPN2 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页
Lattice Semiconductor
Multi-Channel DMA Controller User’s Guide
Programming the MCDMA Controller
Programming the core to achieve the desired functionality is very similar in both the 8237 and non-8237 modes.
The differences lie in the address map and the name of the registers
For the 8237 mode, the steps to program the core are:
? Disable the controller through the command register
? Program the Mode Register
– Select the channel to be programmed
– Set the features on the channel to programmed, such as transfer mode, read/write/verify transfer, address
increment/decrement, etc.
? Write into the Address Registers and Word Count Register
– Set the base source address register
– Set the number of transfer to be performed in the Word Count Registers.
? Enable the controller
For the non-8237 mode, the steps to program the core are:
? Disable the controller
? Set Input ain
– The ?rst 3 bits of ain , ain[2:0] , selects which registered to be programmed. The rest of the bits select
which channel to be programmed.
? Program the Mode and Channel control registers of all the channels
? Write into the Address registers and Word Count register
? Enable the controller
The core remains in the idle state (SI) as long as DMA transfers are not requested. While in state SI, the dreq sig-
nals are sampled. When an unmasked DMA request is presented, the core enters the active state. The request can
be either a software or hardware request.
Although the internal registers can be programmed in state S0, or before the hlda signal is asserted, it is a good
practice to program the internal registers only while the core is in the Idle state (SI). The functionality of the control-
ler is not guaranteed to be deterministic if the internal registers are accessed during an active DMA cycle.
Reference Information
? ispLEVER Software User Manual , Lattice Semiconductor Corporation
? 8237A High Performance Programmable DMA Controller, Intel Corporation, September 1993.
Technical Support Assistance
Hotline: 1-800-LATTICE (North America)
+1-503-268-8001 (Outside North America)
e-mail: techsupport@latticesemi.com
Internet: www.latticesemi.com
23
相关PDF资料 |
PDF描述 |
|---|---|
| DN-5002C | N-WAY ETHERNET SWITCH 8-PORT |
| DN-7006GS | WIRELESS LAN PCI ADAPTER |
| DN-7020 | WIFI FINDER W/DISPLAY WLAN ADAPT |
| DN-93501-U/BL | CONN JCK RJ45 TOOL FREE CAT5E BK |
| DN-93501-U/B | CONN JCK RJ45 TOOL FREE CAT5E BU |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DM-A-PP | 制造商:DDK 制造商全称:DDK Ltd. 功能描述:Conversion Connector |
| DMA-SG-E3-U1 | 功能描述:开发软件 DMA Scatter/Gather RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| DMA-SG-E3-UT1 | 功能描述:开发软件 DMA SCATTER/GATHER USER CONFIGURABLE RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| DMA-SG-P2-U1 | 功能描述:开发软件 DMA Scatter/Gather RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| DMA-SG-P2-UT1 | 功能描述:开发软件 DMA SCATTER/GATHER RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。