- 您现在的位置：买卖IC网 > PDF目录1211 > DMA-MC-XP-N2 (Lattice Semiconductor Corporation)IP CORE MCDMA CTLR XPGA ISPXPGA PDF资料下载
参数资料
| 型号： | DMA-MC-XP-N2 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 7/28页 |
| 文件大小： | 0K |
| 描述： | IP CORE MCDMA CTLR XPGA ISPXPGA |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | DMAMCXPN2 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
Lattice Semiconductor
Table 2. State Descriptions
State
Idle State - SI
Acquire Bus State - S0
Memory-to-Memory Read
Transfer State One - S11
Memory-to-Memory Read
Transfer State Two - S12
Multi-Channel DMA Controller User’s Guide
Description
Upon reset, the state machine enters the idle state, SI. The CPU can program the
core’s internal registers while it is in this state. The device stays in this state until an
unmasked DMA request is detected; at which point the state machine asserts the
hreq signal then transitions to state S0. While in state SI, all the outputs of the state
machine are in their inactive states.
Input Signals: hardware reset, software reset (only for 8237 mode), unmasked
dreq signal
Asserted Output Signals: hreq
Possible State Transitions: SI, S0
The device stays in this state until the hlda signal from the CPU is sampled
asserted. The internal registers can still be programmed while in this state. Once
the state machine samples and asserts the hlda signal, it transitions to the state
S1 for regular I/O-to-memory or memory-to-I/O DMA transfers. For memory-to-
memory transfers, the state machine transitions to state S11. The criteria for detect-
ing a memory-to-memory transfer are different in the 8237 and non-8237 modes.
8237 Mode: In this mode, a memory-to-memory transfer is detected if the memory-
transfer enable bit in the Command register is set and the dreq[0] signal is
asserted. The dackout signal generated by the priority encoder is used to check if
Channel 0 has the highest priority at that time. The DMA priority scheme will be
described more in the priority request encoder section.
Non-8237 Mode: In this mode, memory-to-memory transfer is detected if bit zero of
the current channel’s mode register is set.
If the current channel’s dreq signal is de-asserted in this state and no other
requests are pending, the state machine transitions to state SI. If other requests are
pending or the dreq signal remains asserted, the state transitions to either S1 or
S11.
Input Signals: hlda , command[0] or mode[0] , dackout
Asserted Output Signals: hreq
Possible State Transitions: SI, S1, S11
This is the ?rst state of the memory-to-memory transfer. The absence of the dack
signal characterizes this transfer. The aen signal is asserted. In the 8237 mode, the
address from Channel 0 of the current address register is placed on the address
bus. In the non-8237 mode, the contents of the source address register are placed
on the address bus. The memr_n and memw_n signals are de-asserted. During each
of the eight states of the memory-to-memory transfer, the state machine responds
to external eopin_n signal and stops the DMA transfer service as soon as the cur-
rent cycle is completed. The state machine transitions to state S12.
Input Signals: eopin_n
Asserted Output Signals: aen , address
Possible State Transitions: S12
This is the second state of memory-to-memory transfer. The memr_n signal is
asserted. The state transitions to state S13.
Input Signals: eopin_n
Asserted Output Signals: memr_n, address
Possible State Transitions: S13
7
相关PDF资料 |
PDF描述 |
|---|---|
| DN-5002C | N-WAY ETHERNET SWITCH 8-PORT |
| DN-7006GS | WIRELESS LAN PCI ADAPTER |
| DN-7020 | WIFI FINDER W/DISPLAY WLAN ADAPT |
| DN-93501-U/BL | CONN JCK RJ45 TOOL FREE CAT5E BK |
| DN-93501-U/B | CONN JCK RJ45 TOOL FREE CAT5E BU |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DM-A-PP | 制造商:DDK 制造商全称:DDK Ltd. 功能描述:Conversion Connector |
| DMA-SG-E3-U1 | 功能描述:开发软件 DMA Scatter/Gather RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| DMA-SG-E3-UT1 | 功能描述:开发软件 DMA SCATTER/GATHER USER CONFIGURABLE RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| DMA-SG-P2-U1 | 功能描述:开发软件 DMA Scatter/Gather RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| DMA-SG-P2-UT1 | 功能描述:开发软件 DMA SCATTER/GATHER RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。