- 您现在的位置：买卖IC网 > PDF目录4573 > DS1865T+T&R (Maxim Integrated Products)IC PON CONTROL TRI 28-TQFN PDF资料下载
参数资料
| 型号： | DS1865T+T&R |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 13/67页 |
| 文件大小： | 0K |
| 描述： | IC PON CONTROL TRI 28-TQFN |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 2,500 |
| 系列： | * |
| 类型： | * |
| 应用： | * |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-WFQFN 裸露焊盘 |
| 供应商设备封装： | 28-TQFN-EP（5x5） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页
DS1865
PON Triplexer Control and
Monitoring Circuit
20
____________________________________________________________________
I2C Communication
Writing a Single Byte to a Slave: The master must
generate a START condition, write the I2C slave address
byte (R/W = 0), write the byte of data, and generate a
STOP condition. The master must read the slave’s
acknowledgement during all byte write operations.
Writing Multiple Bytes to a Slave: To write multiple
bytes to a slave, the master generates a START condi-
tion, writes the slave address byte (R/W = 0), writes the
memory address, writes up to 8 data bytes, and gener-
ates a STOP condition. The DS1865 writes 1 to 8 bytes
(1 page or row) with a single write transaction. This is
internally controlled by an address counter that allows
data to be written to consecutive addresses without
transmitting a memory address before each data byte is
sent. The address counter limits the write to one 8-byte
page (one row of the memory map). Attempts to write to
additional pages of memory without sending a STOP
condition between pages result in the address counter
wrapping around to the beginning of the present row.
Example: A 3-byte write starts at address 06h and
writes three data bytes (11h, 22h, and 33h) to three
“consecutive” addresses. The result is that addresses
06h and 07h contain 11h and 22h, respectively, and
the third data byte, 33h, is written to address 00h.
To prevent address wrapping from occurring, the mas-
ter must send a STOP condition at the end of the page,
then wait for the bus-free or EEPROM-write time to
elapse. Then the master can generate a new START
condition, and write the slave address byte (R/W = 0)
and the first memory address of the next memory row
before continuing to write data.
Acknowledge Polling: Any time an EEPROM location
is written, the DS1865 requires the EEPROM write time
(tW) after the STOP condition to write the contents of
the byte of data to EEPROM. During the EEPROM write
time, the device does not acknowledge its slave
address because it is busy. It is possible to take advan-
tage of that phenomenon by repeatedly addressing the
DS1865, which allows the next page to be written as
soon as the DS1865 is ready to receive the data. The
alternative to acknowledge polling is to wait for a maxi-
mum period of tW to elapse before attempting to write
again to the DS1865.
EEPROM Write Cycles: When EEPROM writes occur
to the memory, the DS1865 writes to all three EEPROM
memory locations, even if only a single byte was modi-
fied. Because all three bytes are written, the bytes that
were not modified during the write transaction are still
subject to a write cycle. This can result in all three bytes
being worn out over time by writing a single byte
repeatedly. The DS1865’s EEPROM write cycles are
specified in the
Nonvolatile Memory Characteristics
table. The specification shown is at the worst-case tem-
perature. It can handle approximately 10 times that
many writes at room temperature. Writing to SRAM-
shadowed EEPROM memory with SEEB = 1 does not
count as an EEPROM write cycle when evaluating the
EEPROM’s estimated lifetime.
SDA
SCL
tHD:STA
tLOW
tHIGH
tR
tF
tHD:DAT
tSU:DAT
REPEATED
START
tSU:STA
tHD:STA
tSU:STO
tSP
STOP
START
tBUF
NOTE: TIMING IS REFERENCED TO VIL(MAX) AND VIH(MIN).
Figure 9. I2C Timing Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| TLE8264E | IC SYSTEM BASIS CHIP DSO-36 |
| MAX4507CWN+T | IC SIGNAL LINE PROTECTOR 18-SOIC |
| TLE8263-2E | IC SYSTEM BASIS CHIP DSO-36 |
| TLE8263E | IC SYSTEM BASIS CHIP DSO-36 |
| TLE8262E | IC SYSTEM BASIS CHIP DSO-36 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1866 | 功能描述:数字电位计 IC RoHS:否 制造商:Maxim Integrated 电阻:200 Ohms 温度系数:35 PPM / C 容差:25 % POT 数量:Dual 每 POT 分接头:256 弧刷存储器:Volatile 缓冲刷: 数字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作电源电压:1.7 V to 5.5 V 电源电流:27 uA 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:TQFN-16 封装:Reel |
| DS1866+ | 功能描述:数字电位计 IC Log Trimmer RoHS:否 制造商:Maxim Integrated 电阻:200 Ohms 温度系数:35 PPM / C 容差:25 % POT 数量:Dual 每 POT 分接头:256 弧刷存储器:Volatile 缓冲刷: 数字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作电源电压:1.7 V to 5.5 V 电源电流:27 uA 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:TQFN-16 封装:Reel |
| DS1866N | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Interface IC |
| DS1866S | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Interface IC |
| DS1866SN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Interface IC |
发布紧急采购，3分钟左右您将得到回复。