- 您现在的位置：买卖IC网 > Datasheet目录409 > DS1870E-010+T&R (Maxim Integrated)IC CNTRLR RF POWER AMP 16TSSOP Datasheet资料下载
参数资料
| 型号： | DS1870E-010+T&R |
| 厂商： | Maxim Integrated |
| 文件页数： | 23/28页 |
| 文件大小： | 0K |
| 描述： | IC CNTRLR RF POWER AMP 16TSSOP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1,000 |
| RF 型： | 手机 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页
LDMOS RF Power-Amplifier Bias
Controller
T Index
O1 Index
O2 Index
POT1 base
POT1 off
POT2 base
POT2 off
MAN Dac
a) SEE
<R><NA><00h> Holds the calculated index based on the temperature measurement. This
index is used to address LUTs 2 and 3.
<R><NA><00h> Holds the calculated index based on the V D or I D1 measurement (dependant
on ‘LUT Sel’ byte). This index is used to address LUT 4.
<R><NA><00h> Holds the calculated index based on the V D or I D2 measurement (dependant
on ‘LUT Sel’ byte). This index is used to address LUT 5.
<R><NA><00h> The base value used for POT1 and recalled from Table 2 at the memory
address found in ‘T Index.’ This register is updated at the end of the temperature conversion.
POT1 is not updated with this value until the end of I D2 conversion to ensure that both the base
and the offset are known for POT1 and POT2 and they are updated simultaneously.
<R><NA><00h> The offset value used for POT1 and recalled from Table 4 at the memory
address found in ‘O1 Index.’ Depending on the value written to ‘LUT Sel’ byte, this register is
updated at the end of the V D or I D1 conversion. POT1 is not updated with this value until the end
of I D2 conversion to ensure that both the base and the offset are known for POT1 and POT2 and
they are updated simultaneously.
<R><NA><00h> The base value used for POT2 and recalled from Table 3 at the memory
address found in ‘T Index.’ This register is updated at the end of the temperature conversion.
POT2 is not updated with this value until the end of I D2 conversion to ensure that both the base
and the offset are known for POT1 and POT2 and they are updated simultaneously.
<R><NA><00h> The Offset value used for POT2 and recalled from Table 5 at the memory
address found in ‘O2 Index.’ Depending on the value written to ‘LUT Sel’ byte, this register is
updated at the end of the V D or I D2 conversion. POT2 is not updated with this value until the end
of I D2 conversion to ensure that both the base and the offset are known for POT1 and POT2 and
they are updated simultaneously.
<R/W><NA><03h> Allows user to control either the LUT Index or the base and offset values
used to calculate the potentiometer positions.
Shadow EE bar. At power-on this bit is low, which enables EE writes to all shadowed
EE locations. If written to a one, this bit allows for trimming and/or configuring the part
without changing the NV-shadowed EE memory and not having to wait for the EE
cycle time to complete. Writing this bit to a zero does not cause a write from the SRAM
to copy into the EE. Shadow EE locations are addresses 20h to 3Fh and Table 180h
to A7h.
b) B/O_en At power-on this bit is high, which enables auto control of the LUT. If this bit is written
to a zero, then the POT base and offset are writeable by the user and the LUT recalls
are disabled. This allows the user to interactively test their modules by writing the
base and/or offsets for the POTs. The POTs update with the new value at the end of
the write cycle. Thus, all four registers (‘POT1 Base,’ ‘POT1 OFF,’ ‘POT2 Base,’ and
‘POT2 OFF’) should be written in the same write cycle. The I 2 C stop condition is the
end of the write cycle.
c) Index_en
At power-on this bit is high, which enables auto control of the LUT. If this bit is cleared
to a zero, then the three index values (‘T index,’ ‘O1 Index,’ and ‘O2 Index’) are write-
able by the user and the updates of calculated indexes are disabled. This allows the
user to interactively test their modules by controlling the indexing for the lookup
tables. All three index values should be written in the same write cycle. The recalled
values from the LUTs appear in the base and offset register after each corresponding
conversion (just like it would happen in auto mode). To ensure the recalled base and
offset values from the LUT are updated, the base and offset calculation will not update
the potentiometers until the completion of the next temperature and I D2 conversion.
Both pots update at the same time (just like it would happen in auto mode).
____________________________________________________________________
23
相关PDF资料 |
PDF描述 |
|---|---|
| DS18S20-PAR+T&R | IC THERM MICROLAN HI-PREC TO-92 |
| DS60R+T&R | IC SENSOR MICRO CENTIGRADE SOT23 |
| DV164102 | KIT DEV RFPICKIT KIT 1 |
| DVK90109 | KIT DEV FOR MLX90109 |
| DVK90121 | KIT DEV FOR MLX90121 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS1870K | 制造商:Maxim Integrated Products 功能描述:DS1870 EVALUATION KIT - Bulk |
| DS1873 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:SFP+ Controller with Analog LDD Interface |
| DS1873T+ | 功能描述:ADC / DAC多通道 SFP+ Ctrl w/Analog RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
| DS1873T+T&R | 制造商:Maxim Integrated Products 功能描述:5X5 TQFN SFP+ CTRL W/ANALOG - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC CTLR SFP+ ANLG LDD 28-TQFN |
| DS1873T+T&R | 功能描述:ADC / DAC多通道 SFP+ Ctrl w/Analog RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40 |
发布紧急采购，3分钟左右您将得到回复。