参数资料
型号: DS1875T+
厂商: Maxim Integrated Products
文件页数: 19/92页
文件大小: 0K
描述: IC SFP CTRLR/TRIPLEXER 38-TQFN
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 90
应用: 光纤
接口: I²C
电源电压: 2.85 V ~ 3.9 V
封装/外壳: 38-WFQFN 裸露焊盘
供应商设备封装: 38-TQFN(5x7)
包装: 管件
安装类型: 表面贴装
产品目录页面: 1431 (CN2011-ZH PDF)
DS1875
PON Triplexer and SFP Controller
26
______________________________________________________________________________________
than the PWM DAC level, the error amplifier increases
the level on the COMP pin. The level on the COMP pin
is compared to the signal from the oscillator and ramp
generator to set the duty cycle that is input to the gate
driver and maximum duty-cycle limiting block. An
increase on the COMP pin increases the duty cycle.
Conversely, if FB is greater than the PWM DAC, the
level on COMP is decreased, decreasing the duty
cycle. The gate driver and maximum duty-cycle block
is used to limit the maximum duty cycle of the PWM
controller to 90%. This block also disables the PWM dri-
ver if an M3QT has resulted from the APD current
exceeding a desired limit.
The output from the PWM DAC is used to control the
output voltage of the DC-DC converter. The values for
the PWM DAC are recalled from the Table 07h, which is
a temperature-indexed LUT. The temperature-indexed
value from the LUT is written to the PWM DAC register
(Table 02h, Register FEh), which updates the setting of
the PWM DAC. The PWM DAC can also be operated in
a manual mode by disabling the automatic updating
from the LUT. This is done by clearing the PWM EN bit
(Table 02h, Register 80h, Bit 5). The PWM DAC full-
scale output is 1.25V with 8 bits of resolution. When
designing the feedback for the DC-DC converter sec-
tion, the user needs to make sure that the desired level
applied to the FB pin is in this range.
The COMP pin is driven by the error amplifier compar-
ing the PWM DAC to the DC-DC converter feedback
signal at the FB pin. The error amplifier can sink and
source 10A. An external resistor and capacitor con-
nected to the COMP pin determine the rate of change
the COMP pin. The resistor provides an initial step
when the current from the error amplifier changes. The
capacitor determines how quickly the COMP pin
charges to the desired level. The COMP pin has inter-
nal voltage clamps that limit the voltage level to a mini-
mum of 0.8V and a maximum of 2.1V.
The oscillator and ramp generator create a ramped sig-
nal. The frequency of this signal can be 131.25kHz,
262.5kHz, 525kHz, or 1050kHz and is set by the
PWM_FR[1:0] bits (Table 02h, Register 88h, Bits 5:4).
The low level and high level for the ramped signal are
approximately 1.0V and 1.9V, respectively.
The ramped signal is compared to the voltage level on
the COMP pin to determine the duty cycle that is input
to the gate driver and duty-cycle limiting block. When
COMP is clamped low at 0.8V, below the level of the
ramped signal, the comparator outputs a 0% duty-
cycle signal to the gate driver block. When COMP is
clamped at 2.1V, above the level of the ramped signal,
the comparator outputs a 100% duty-cycle signal to the
gate driver and duty-cycle limiting block. The duty-
cycle liming block is used to limit the duty cycle of the
PWM signal from the SW pin to 90%.
The PWM controller is designed to protect expensive
APDs against adverse operating conditions while pro-
viding optimal bias. The PWM controller monitors photo-
diode current to protect APDs under avalanche
conditions using the MON3 quick trip. A voltage level
that is proportional to the APD current can be input to
the MON3 pin. When this voltage exceeds the level set
by the M3QT DAC (Table 02h, Register C3h), pulses
from the PWM controller are blocked until the fault is
cleared. The quick trip can also toggle the digital output
D2. D2 can be connected to an external FET to quickly
discharge the DC-DC converter filter capacitors.
Inductor Selection
Optimum inductor selection depends on input voltage,
output voltage, maximum output current, switching fre-
quency, and inductor size. Inductors are typically spec-
ified by their inductance (L), peak current (IPK), and
resistance (LR).
The inductance value is given by:
Where:
VIN = DC-DC converter input voltage
VOUT = Output of DC-DC converter
IOUT(MAX) = Maximum output current delivered
T = Time period of switching frequency (seconds)
D = Duty cycle
η = Estimated power conversion efficiency
The equation for inductance factors in conversion effi-
ciency. For inductor calculation purposes, an
η of 0.5
to 0.75 is usually suitable.
For example, to obtain an output of 80V with a load cur-
rent of 1.0mA from an input voltage of 5.0V using the
maximum 90% duty cycle and frequency of 1050kHz
(T = 952ns), and assuming an efficiency of 0.5, the pre-
vious equation yields an L of 120H, so a 100H induc-
tor would be a suitable value.
The peak inductor current is given by:
I
VD
T
L
PK
IN
=
××
L
VD
T
IV
IN
OUT MAX
OUT
=
×× ×
×
22
2
η
()
相关PDF资料
PDF描述
D38999/20MD18PA CONN RCPT 18POS WALL MNT W/PINS
MAX7359ETG+ IC KEY SWITCH 2WIRE 24-TQFN
USB-232-SS IC USB ASYNC SRL UART 20-SSOP
MS27473E24F61P CONN PLUG 61POS STRAIGHT W/PINS
MS27474E10F98PA CONN RCPT 6POS JAM NUT W/PINS
相关代理商/技术参数
参数描述
DS1875T+ 功能描述:ADC / DAC多通道 PON Triplexer & SFP Controller RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40
DS1875T+T&R 制造商:Maxim Integrated Products 功能描述:PON TRIPLEXER 38TQFN EP - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC SFP CTRLR/TRIPLEXER 38-TQFN 制造商:Maxim Integrated Products 功能描述:ADC / DAC Multichannel PON Triplexer & SFP Controller
DS1875T+T&R 功能描述:ADC / DAC多通道 PON Triplexer & SFP Controller RoHS:否 制造商:Texas Instruments 转换速率: 分辨率:8 bit 接口类型:SPI 电压参考: 电源电压-最大:3.6 V 电源电压-最小:2 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-40
DS1875T+TR 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:PON Triplexer and SFP Controller
DS1876 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:SFP Controller with Dual LDD Interface