参数资料
型号: DS2151QB
厂商: Maxim Integrated Products
文件页数: 7/60页
文件大小: 0K
描述: IC TXRX T1 1-CHIP 5V LP 44-PLCC
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 26
功能: 单芯片收发器
接口: T1
电路数: 1
电源电压: 4.75 V ~ 5.25 V
电流 - 电源: 65mA
工作温度: 0°C ~ 70°C
安装类型: 表面贴装
封装/外壳: 44-LCC(J 形引线)
供应商设备封装: 44-PLCC(16.59x16.59)
包装: 管件
包括: 警报检测器和发生器,CSU 回路代码发生器和检测器,DSX-1和CSU 线路补偿发生器
产品目录页面: 1429 (CN2011-ZH PDF)
DS2151Q
15 of 60
4.1 Local Loopback
When CCR1.6 is set to a 1, the DS2151Q will be forced into Local Loopback (LLB). In this loopback,
data will continue to be transmitted as normal through the transmit side of the SCT. Data being received
at RTIP and RRING will be replaced with the data being transmitted. Data in this loopback will pass
through the jitter attenuator and the jitter attenuator should be programmed to be in the transmit path.
LLB is primarily used in debug and test applications. See Figure 1-1 for more details.
4.2 Remote Loopback
When CCR1.4 is set to a 1, the DS2151Q will be forced into Remote Loopback (RLB). In this loopback,
data recovered off the T1 line from the RTIP and RRING pins will be transmitted back onto the T1 line
(with any BPVs that might have occurred intact) via the TTIP and TRING pins. Data will continue to
pass through the receive side of the DS2151Q as it would normally and the data at the TSER input will be
ignored. Data in this loopback will pass through the jitter attenuator. RLB is used to place the DS2151Q
into “line” loopback, which is a requirement of both ANSI T1.403 and AT&T TR62411. See Figure 1-1
for more details.
4.3 Payload Loopback
When CCR1.1 is set to a 1, the DS2151Q will be forced into Payload Loopback (PLB). Normally, this
loopback is only enabled when ESF framing is being performed. In a PLB situation, the DS2151Q will
loop the 192 bits of payload data (with BPVs corrected) from the receive section back to the transmit
section. The FPS framing pattern, CRC6 calculation, and the FDL bits are not looped back, they are
reinserted by the DS2151Q. When PLB is enabled, the following will occur:
1) Data will be transmitted from the TTIP and TRING pins synchronous with RCLK instead of
TCLK.
2) All the receive side signals will continue to operate normally.
3) The TCHCLK and TCHBLK signals are forced low.
4) Data at the TSER pin is ignored.
5) The TLCLK signal will become synchronous with RCLK instead of TCLK.
4.4 Framer Loopback
When CCR1.0 is set to a 1, the DS2151Q will enter a Framer Loopback (FLB) mode. This loopback is
useful in testing and debugging applications. In FLB, the DS2151Q will loop data from the transmit side
back to the receive side. When FLB is enabled, the following will occur:
1) Unless the RLB is active, an unframed all 1s code will be transmitted at TTIP and TRING.
2) Data off the T1 line at RTIP and RRING will be ignored.
3) The RCLK output will be replaced with the TCLK input.
相关PDF资料
PDF描述
DS21Q58LN+ IC TXRX E1 QUAD 3.3V 100LQFP
DS26504LN+ IC T1/E1/J1 64KCC ELEMENT 64LQFP
DS21352G IC TXRX T1 1-CHIP 3.3V 100-BGA
DS2174QN+T&R IC BERT ENHANCED 44-PLCC
DS2155GNC2+T&R TXRX T1/E1/J1 SGL 100CSBGA
相关代理商/技术参数
参数描述
DS2151QB/T&R 制造商:Maxim Integrated Products 功能描述:T1 SINGLE CHIP XCVR REV B T&R - Tape and Reel
DS2151QB/T&R+ 制造商:Maxim Integrated Products 功能描述:FRAMER DS1/E1/ISDN-PRI/T1 5V 44PLCC - Tape and Reel
DS2151QB/T&R 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS2151QB+ 功能描述:网络控制器与处理器 IC T1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS2151QB+T&R 制造商:Maxim Integrated Products 功能描述:FRAMER DS1/E1/ISDN-PRI/T1 5V 44PLCC - Tape and Reel