- 您现在的位置：买卖IC网 > PDF目录1914 > DS21Q42T+ (Maxim Integrated Products)IC FRAMER ENHANCED T1 4X 128TQFP PDF资料下载
参数资料
| 型号： | DS21Q42T+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 72/116页 |
| 文件大小： | 0K |
| 描述： | IC FRAMER ENHANCED T1 4X 128TQFP |
| 标准包装： | 72 |
| 控制器类型： | T1 调帧器 |
| 接口： | 并行/串行 |
| 电源电压： | 2.97 V ~ 3.63 V |
| 电流 - 电源： | 75mA |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 128-LQFP |
| 供应商设备封装： | 128-LQFP（14x20） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页当前第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页
DS21Q42
59 of 116
13.3 Minimum Delay Synchronous RSYSCLK/TSYSCLK Mode
In applications where the framer is connected to backplanes that are frequency locked to the recovered T1
clock (i.e., the RCLK output), the full two frame depth of the onboard elastic stores is really not needed.
In fact, in some delay sensitive applications, the normal two frame depth may be excessive. Register bits
CCR3.7 and CCR3.0 control the RX and TX elastic stores depths. In this mode, RSYSCLK and
TSYSCLK must be tied together and they must be frequency locked to RCLK. All of the slip contention
logic in the framer is disabled (since slips cannot occur). Also, since the buffer depth is no longer two
frames deep, the framer must be set up to source a frame pulse at the RSYNC pin and this output must be
tied to the TSSYNC input. On power–up after the RSYSCLK and TSYSCLK signals have locked to the
RCLK signal, the elastic stores should be reset.
14.
HDLC CONTROLLER
The DS21Q42 has an enhanced HDLC controller configurable for use with the Facilities Data Link or
DS0s. There are 64 byte buffers in both the transmit and receive paths. The user can select any DS0 or
multiple DS0s as well as any specific bits within the DS0(s) to pass through the HDLC controller. See
Figure 20-15 for details on formatting the transmit side. Note that TBOC.6 = 1 and TDC1.7 = 1 cannot
exist without corrupting the data in the FDL. For use with the FDL, see section 15.1. See Table 14-1 for
configuring the transmit HDLC controller.
Four new registers were added for the enhanced functionality of the HDLC controller; RDC1, RDC2,
TDC1, and TDC2. Note that the BOC controller is functional when the HDLC controller is used for
DS0s. Section 15 contains all of the HDLC and BOC registers and information on FDL/Fs Extraction
and Insertion with and without the HDLC controller.
Table 14-1. TRANSMIT HDLC CONFIGURATION
FUNCTION
TBOC.6
TDC1.7
TCR1.2
DS0(s)
0
1
1 or 0
FDL
1
0
1
Disable
0
1 or 0
14.1 HDLC for DS0s
When using the HDLC controllers for DS0s, the same registers shown in section 15 will be used except
for the TBOC and RBOC registers and bits HCR.7, HSR.7, and HIMR.7. As a basic guideline for
interpreting and sending HDLC messages and BOC messages, the following sequences can be applied.
Receive a HDLC Message
1) Enable RPS interrupts.
2) Wait for interrupt to occur.
3) Disable RPS interrupt and enable either RPE, RNE, or RHALF interrupt.
4) Read RHIR to obtain REMPTY status.
a) If REMPTY = 0, then record OBYTE, CBYTE, and POK bits and then read the FIFO.
a1) If CBYTE = 0, then skip to Step 5.
a2) If CBYTE = 1, then skip to Step 7.
b) If REMPTY=1, then skip to Step 6.
5) Repeat Step 4.
6) Wait for interrupt, skip to Step 4.
7) If POK = 0, then discard whole packet; if POK = 1, accept the packet.
8) Disable RPE, RNE, or RHALF interrupt, enable RPS interrupt and return to Step 1.
相关PDF资料 |
PDF描述 |
|---|---|
| DS21Q43-ATN | IC FRAMER E1 QUAD 5V 128-TQFP |
| DS21Q44T+ | IC FRAMER ENHANCED E1 4X 128TQFP |
| DS21Q50LN | IC TRANSCEIVER E1 QD IND 100LQFP |
| DS21Q55 | IC TXRX QUAD T1/E1/J1 SCT 256BGA |
| DS21Q59LN+ | IC TXRX E1 QUAD 100-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS21Q42T+ | 功能描述:网络控制器与处理器 IC Enhanced Quad T1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21Q42TN | 功能描述:网络控制器与处理器 IC Enhanced Quad T1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21Q43A | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:Quad E1 Framer |
| DS21Q43AT | 功能描述:网络控制器与处理器 IC Quad E1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21Q43AT+ | 功能描述:网络控制器与处理器 IC Quad E1 Framer RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。