- 您现在的位置：买卖IC网 > PDF目录9755 > DS26303LN-75+ (Maxim Integrated Products)IC LIU E1/T1/J1 3.3V 144-ELQFP PDF资料下载
参数资料
| 型号： | DS26303LN-75+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 44/101页 |
| 文件大小： | 0K |
| 描述： | IC LIU E1/T1/J1 3.3V 144-ELQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 13 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 8/8 |
| 规程： | T1/E1/J1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-LQFP 裸露焊盘 |
| 供应商设备封装： | 144-LQFP 裸露焊盘 |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页
DS26303: 3.3V, T1/E1/J1, Short-Haul, Octal Line Interface Unit
47 of 101
5.1.4
BERT Registers
Register Name:
BCR
Register Description:
BERT Control Register
Register Address:
00h
Bit #
7
6
5
4
3
2
1
0
Name
PMUM
LPMU
RNPL
RPIC
MPR
APRD
TNPL
TPIC
Default
0
Bit 7: Performance-Monitoring Update Mode (PMUM).
When 0, a performance-monitoring update is initiated by
the LPMU register bit. When 1, a performance-monitoring update is initiated by the receive performance-monitoring
update signal (RPMU). Note: If RPMU or LPMU is 1, changing the state of this bit may cause a performance-
monitoring update to occur.
Bit 6: Local Performance-Monitoring Update (LPMU).
This bit causes a performance-monitoring update to be
initiated if the local performance-monitoring update is enabled (PMUM = 0). A 0-to-1 transition causes the
performance-monitoring registers to be updated with the latest data, and the counters reset (0 or 1). For a second
performance-monitoring update to be initiated, this bit must be set to 0, and back to 1. If LPMU goes low before the
PMS bit goes high, an update might not be performed. This bit has no affect when PMUM = 1.
Bit 5: Receive New Pattern Load (RNPL).
A 0-to-1 transition of this bit causes the programmed test pattern
(QRSS, PTS, PLF[4:0], PTF[4:0], and BSP[31:0]) to be loaded in to the receive pattern generator. This bit must be
changed to 0 and back to 1 for another pattern to be loaded. Loading a new pattern forces the receive pattern
generator out of the sync state, which causes a resynchronization to be initiated. Note: QRSS, PTS, PLF[4:0],
PTF[4:0], and BSP[31:0] must not change from the time this bit transitions from 0 to 1 until four RXCK clock cycles
after this bit transitions from 0 to 1.
Bit 4: Receive Pattern Inversion Control (RPIC).
When 0, the receive incoming data stream is not altered. When
1, the receive incoming data stream is inverted.
Bit 3: Manual Pattern Resynchronization (MPR).
A 0-to-1 transition of this bit causes the receive pattern
generator to resynchronize to the incoming pattern. This bit must be changed to 0 and back to 1 for another
resynchronization to be initiated. Note: A manual resynchronization forces the receive pattern generator out of the
sync state.
Bit 2: Automatic Pattern Resynchronization Disable (APRD).
When 0, the receive pattern generator
automatically resynchronizes to the incoming pattern if six or more times during the current 64-bit window the
incoming data stream bit and the receive pattern generator output bit did not match. When 1, the receive pattern
generator does not automatically resynchronize to the incoming pattern. Note: Automatic synchronization is
prevented by not allowing the receive pattern generator to automatically exit the sync state.
Bit 1: Transmit New Pattern Load (TNPL).
A 0-to-1 transition of this bit causes the programmed test pattern
(QRSS, PTS, PLF[4:0], PTF[4:0], and BSP[31:0]) to be loaded in to the transmit pattern generator. This bit must be
changed to zero and back to one for another pattern to be loaded. Note: QRSS, PTS, PLF[4:0], PTF[4:0], and
BSP[31:0] must not change from the time this bit transitions from 0 to 1 until four TXCK clock cycles after this bit
transitions from 0 to 1.
Bit 0: Transmit Pattern Inversion Control (TPIC).
When 0, the transmit outgoing data stream is not altered.
When 1, the transmit outgoing data stream is inverted.
相关PDF资料 |
PDF描述 |
|---|---|
| DS3151+ | IC LIU DS3/E3/STS-1 SGL 144CSBGA |
| VE-26X-IU-F2 | CONVERTER MOD DC/DC 5.2V 200W |
| MC100EP17DTR2G | IC RCVR/DRV ECL QUAD DFF 20TSSOP |
| DS2181AQ+T&R | IC TXRX CEPT PRIMARY RATE 44PLCC |
| MS27468T11B98PB | CONN RCPT 6POS JAM NUT W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS26303LN-75+ | 功能描述:电信线路管理 IC 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| DS26303LN-75+A3 | 功能描述:电信线路管理 IC 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| DS26303LN-75A3 | 功能描述:电信线路管理 IC 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| DS26303LN-XXX | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303LN-XXX+ | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
发布紧急采购，3分钟左右您将得到回复。