- 您现在的位置：买卖IC网 > PDF目录9755 > DS26303LN-75+ (Maxim Integrated Products)IC LIU E1/T1/J1 3.3V 144-ELQFP PDF资料下载
参数资料
| 型号： | DS26303LN-75+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 57/101页 |
| 文件大小： | 0K |
| 描述： | IC LIU E1/T1/J1 3.3V 144-ELQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 13 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 8/8 |
| 规程： | T1/E1/J1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-LQFP 裸露焊盘 |
| 供应商设备封装： | 144-LQFP 裸露焊盘 |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页
DS26303: 3.3V, T1/E1/J1, Short-Haul, Octal Line Interface Unit
59 of 101
6.3.3
Dual-Rail Mode
Dual-rail mode consists of TPOSn, TNEGn, and TCLKn pins on the system side. data is sampled on the falling
edge of TCLKn as shown in Figure 10-12. The data that appears on the TPOSn pin is output on TTIPn and data on
the TNEGn is output on TRINGn after pulse shaping. The single-rail-select register (SRMS) is used for selection of
dual-rail or single-rail mode. The data that arrives at the TPOSn and TNEGn can be overwritten in the maintenance
mode by setting the BERT control register (BTCR).
6.3.4
Single-Rail Mode
Single-rail mode consists of TDATn and TCLKn pins on the system side. data is sampled on the falling edge of
TCLKn as shown in Figure 10-12. B8ZS or HDB3 encoding is allowed. The TDATn data is encoded in AMI format
on the TTIPn and TRINGn pins after pulse shaping. The single-rail-mode select (SRMS) is used for selection of
dual-rail or single-rail mode. The data that arrives at the TDATn can be overwritten in the maintenance mode by
setting in BERT control register (BTCR).
6.3.5
Zero Suppression—B8ZS or HDB3
B8ZS encoding is available when the device is in T1 mode selected by the TS2, TS1, and TS0 bits in the TS
register. Setting the LCS bit in the LCS register enables B8ZS. If the LIU is configured in E1 mode, then HDB3
code substitution can be selected. Bipolar violations can be inserted via the TNEGn/BPVIn pin or transmit
maintenance register settings only if B8ZS or HDB3 encoding is turned off. B8ZS substitution is defined in ANSI
T1.102 and HDB3 in ITU-T G.703 standards.
6.3.6
Transmit Power-Down
The transmitter is powered down if the relevant bits in the TPDE register are set.
6.3.7
Transmit All Ones
When transmit all ones is invoked, continuous 1s are transmitted using MCLK as the timing reference. Data input at
TPOSn and TNEGn is ignored. Transmit all ones can be sent by setting bits in the TAOE register. Transmit all ones
are enabled if bits in register ATAOS are set and the corresponding receiver goes into an LOS state in the status
register LOSS.
6.3.8
Driver Fail Monitor
The driver fail monitor is connected to the TTIPn and TRINGn pins. It will detect a short circuit on the secondary
side of the transmit transformer. The drive current will be limited to 50mA if a short circuit is detected. The DFMS
status registers and the corresponding interrupt and enable registers can be used to monitor the driver failure.
6.4
Receiver
The DS26303 contains eight identical receivers. A 2:1 transformer steps down the input from the line. The
DS26303 is designed to be fully software-selectable for E1 and T1/J1 without the need to change any external
resistors for the receive side. The output of the internal termination circuitry is fed into a peak detector.
6.4.1
Peak Detector and Slicer
The slicer determines the polarity and presence of the received data. The output of the slicer is sent to the clock
and data recovery circuitry for extraction of data and clock. The slicer has a built-in peak detector for determination
of the slicing threshold.
6.4.2
Clock and Data Recovery
The resultant E1 or T1 clock derived from the 2.048 MHz/1.544 MHz PLL is internally multiplied by 16 by another
internal PLL and fed to the clock recovery system. The clock recovery system uses the clock from the PLL circuit to
form a 16-times oversampler, which is used to recover the clock and data. This oversampling technique offers
outstanding performance to meet jitter tolerance specifications.
相关PDF资料 |
PDF描述 |
|---|---|
| DS3151+ | IC LIU DS3/E3/STS-1 SGL 144CSBGA |
| VE-26X-IU-F2 | CONVERTER MOD DC/DC 5.2V 200W |
| MC100EP17DTR2G | IC RCVR/DRV ECL QUAD DFF 20TSSOP |
| DS2181AQ+T&R | IC TXRX CEPT PRIMARY RATE 44PLCC |
| MS27468T11B98PB | CONN RCPT 6POS JAM NUT W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS26303LN-75+ | 功能描述:电信线路管理 IC 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| DS26303LN-75+A3 | 功能描述:电信线路管理 IC 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| DS26303LN-75A3 | 功能描述:电信线路管理 IC 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| DS26303LN-XXX | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303LN-XXX+ | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
发布紧急采购，3分钟左右您将得到回复。