- 您现在的位置：买卖IC网 > PDF目录9755 > DS26303LN-75+ (Maxim Integrated Products)IC LIU E1/T1/J1 3.3V 144-ELQFP PDF资料下载
参数资料
| 型号： | DS26303LN-75+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 76/101页 |
| 文件大小： | 0K |
| 描述： | IC LIU E1/T1/J1 3.3V 144-ELQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 13 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 8/8 |
| 规程： | T1/E1/J1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 144-LQFP 裸露焊盘 |
| 供应商设备封装： | 144-LQFP 裸露焊盘 |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页当前第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页
DS26303: 3.3V, T1/E1/J1, Short-Haul, Octal Line Interface Unit
76 of 101
7.2
Instruction Register
The instruction register contains a shift register as well as a latched parallel output and is 3 bits in length. When the
TAP controller enters the Shift-IR state, the instruction shift register will be connected between JTDI and JTDO.
While in the Shift-IR state, a rising edge on TCLK with JTMS LOW will shift the data one stage towards the serial
output at JTDO. A rising edge on TCLK in the Exit1-IR state or the Exit2-IR state with JTMS HIGH will move the
controller to the Update-IR state. The falling edge of that same TCLK will latch the data in the instruction shift
register to the instruction parallel output. Instructions supported by the DS26303 and its respective operational
binary codes are shown in Table 7-1.
Table 7-1. Instruction Codes for IEEE 1149.1 Architecture
INSTRUCTION
SELECTED REGISTER
INSTRUCTION CODES
EXTEST
Boundary Scan
000
HIGHZ
Bypass
010
CLAMP
Bypass
011
SAMPLE/PRELOAD
Boundary Scan
100
IDCODE
Device Identification
110
BYPASS
Bypass
111
7.2.1
EXTEST
This allows testing of all interconnections to the device. When the EXTEST instruction is latched in the instruction
register, the following actions occur. Once enabled via the Update-IR state, the parallel outputs of all digital output
pins will be driven. The Boundary Scan Register will be connected between JTDI and JTDO. The Capture-DR will
sample all digital inputs into the Boundary Scan Register.
7.2.2
HIGHZ
All digital outputs of the device will be placed in a high-impedance state. The Bypass Register will be connected
between JTDI and JTDO.
7.2.3
CLAMP
All digital outputs of the device will output data from the boundary scan parallel output while connecting the Bypass
Register between JTDI and JTDO. The outputs will not change during the CLAMP instruction.
7.2.4
SAMPLE/PRELOAD
This is a mandatory instruction for the IEEE 1149.1 specification that supports two functions. The digital I/Os of the
device can be sampled at the Boundary Scan Register without interfering with the normal operation of the device
by using the Capture-DR state. SAMPLE/PRELOAD also allows the device to shift data into the Boundary Scan
Register via JTDI using the Shift-DR state.
7.2.5
IDCODE
When the IDCODE instruction is latched into the parallel instruction register, the identification test register is
selected. The device identification code will be loaded into the identification register on the rising edge of TCLK
following entry into the Capture-DR state. Shift-DR can be used to shift the identification code out serially via
JTDO. During Test-Logic-Reset, the identification code is forced into the instruction register’s parallel output. The
ID code will always have a 1 in the LSB position. The next 11 bits identify the manufacturer’s JEDEC number and
number of continuation bytes followed by 16 bits for the device and 4 bits for the version Table 7-2. Table 7-3 lists
the device ID code for the DS26303.
7.2.6
BYPASS
When the BYPASS instruction is latched into the parallel instruction register, JTDI connects to JTDO through the
1-bit bypass test register. This allows data to pass from JTDI to JTDO without affecting the device’s normal
operation.
相关PDF资料 |
PDF描述 |
|---|---|
| DS3151+ | IC LIU DS3/E3/STS-1 SGL 144CSBGA |
| VE-26X-IU-F2 | CONVERTER MOD DC/DC 5.2V 200W |
| MC100EP17DTR2G | IC RCVR/DRV ECL QUAD DFF 20TSSOP |
| DS2181AQ+T&R | IC TXRX CEPT PRIMARY RATE 44PLCC |
| MS27468T11B98PB | CONN RCPT 6POS JAM NUT W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS26303LN-75+ | 功能描述:电信线路管理 IC 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| DS26303LN-75+A3 | 功能描述:电信线路管理 IC 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| DS26303LN-75A3 | 功能描述:电信线路管理 IC 3.3V E1/T1/J1 Short Haul Octal LIU RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| DS26303LN-XXX | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303LN-XXX+ | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
发布紧急采购，3分钟左右您将得到回复。