- 您现在的位置：买卖IC网 > PDF目录97869 > DS3112 (DALLAS SEMICONDUCTOR) DATACOM, FRAMER, PBGA256 PDF资料下载
参数资料
| 型号： | DS3112 |
| 厂商： | DALLAS SEMICONDUCTOR |
| 元件分类： | Digital Transmission Controller |
| 英文描述： | DATACOM, FRAMER, PBGA256 |
| 封装： | 27 X 27 MM, PLASTIC, BGA-256 |
| 文件页数： | 90/134页 |
| 文件大小： | 900K |
| 代理商： | DS3112 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页当前第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页
DS3112
59 of 134
Bit 2 / F Bit or FAS Error Detected (FBE). This latched read only status bit will be set to a one when
the DS3112 has detected an error in either the F Bits (T3 mode) or the FAS word (E3 mode). This bit
will be cleared when read and will not be set again until the device detects another error.
Bit 3 / M Bit Error Detected (MBE). This latched read only event status bit will be set to a one when
the DS3112 has detected an error in the M Bits. This bit will be cleared when read and will not be set
again until the device detects another error in one of the M Bits. This status bit has no meaning in the E3
mode and should be ignored.
Bit 4 / EXcessive Zeros Detected (EXZ). This latched read only event status bit will be set to a one
each time the DS3112 has detected a consecutive string of either 3 or more zeros (T3 mode) or 4 or more
zeros (E3 mode). This bit will be cleared when read and will not be set again until the device detects
another EXcessive Zero event.
Bit 5 / Severely Errored Framing Event Detected (SEFE). This latched read only event status bit will
be set to a one each time the DS3112 has detected either 3 or more F Bits in error out of 16 consecutive F
Bits (T3 mode) or four bad FAS words in a row (E3 mode). This bit will be cleared when read and will
not be set again until the device detects another SEFE event.
Bit 8 / E3 National Bit (E3Sn). This read only real time status bit reports the incoming E3 National Bit
(Sn). It is loaded at the start of each E3 frame as the Sn bit is decoded. The Host can use the RSOF
status bit in the T3/E3 Status Register (T3E3SR) to determine when to read this bit.
Bit 9 / T3 Application ID Channel Status (T3AIC). This read only real time status bit can be used to
help determine whether an incoming T3 data stream is in C-Bit Parity mode or M23 mode. In C-Bit
Parity mode, it is recommended that the first C Bit in each M Frame be set to one. In M23 mode, the first
C Bit in each M frame should be toggling between 0 and 1 to indicate that the bits need to be stuffed or
not. This bit will be set to a one when the device detects that the first C Bit in the M Frame is set to one
for 1020 times or more out of 1024 consecutive M Frames (109ms). It will be allowed to be cleared
when the device detects that the first C Bit is set to one less than 1020 times out of 1024 consecutive M
Frames (109ms). This status bit has no meaning in the E3 mode and should be ignored.
Bit10 / Loss Of Signal Clear Detected (LOSC). This latched read only event status bit will be set to a
one each time the T3/E3 framer exits a Loss Of Signal (LOS) state. This bit will be cleared when read
and will not be set again until the device once again exits the LOS state. The LOS alarm criteria is
described in Tables 5.3A and 5.3B. This status bit is useful in helping the Host determine if the LOS
persists as defined in ANSI T1.231.
Bit11 / Loss Of Frame Clear Detected (LOFC). This latched read only event status bit will be set to a
one each time the T3/E3 framer exits a Loss Of Frame (LOF) state. This bit will be cleared when read
and will not be set again until the device once again exits the LOF state. The LOF alarm criteria is
described in Tables 5.3A and 5.3B. This status bit is useful in helping the Host determine if the LOF
persists as defined in ANSI T1.231.
相关PDF资料 |
PDF描述 |
|---|---|
| DS3131 | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| DS3134 | DATACOM, FRAMER, PBGA256 |
| DS3150QN | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150Q | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150TN | DATACOM, PCM TRANSCEIVER, PDIP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS3112+ | 功能描述:网络控制器与处理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS3112+W | 功能描述:网络控制器与处理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS3112D1 | 功能描述:网络控制器与处理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS3112D1+ | 功能描述:网络控制器与处理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS3112DK | 功能描述:网络开发工具 DS3112 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 产品:Development Kits 类型:Ethernet to Wi-Fi Bridges 工具用于评估:RCM6600W 数据速率:20 Mbps, 40 Mbps 接口类型:802.11 b/g, Ethernet 工作电源电压:3.3 V |
发布紧急采购，3分钟左右您将得到回复。