参数资料
| 型号： | DS3994Z+T&R |
| 厂商： | Maxim Integrated |
| 文件页数： | 4/28页 |
| 文件大小： | 0K |
| 描述： | IC CCFL CNTRLR 4CH 28-SOIC |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1,000 |
| 类型： | CCFL 控制器 |
| 频率： | 20 ~ 80 kHz |
| 电流 - 电源： | 9mA |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 28-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 28-SOIC W |
| 包装： | 带卷 (TR) |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
4-Channel Cold-Cathode
Fluorescent Lamp Controller
I 2 C AC ELECTRICAL CHARACTERISTICS (See Figure 10)
(V CC = +4.5V to +5.5V, timing referenced to V IL(MAX) and V IH(MIN) , T A = -40°C to +85°C.)
PARAMETER
SCL Clock Frequency
SYMBOL
f SCL
(Note 6)
CONDITIONS
MIN
0
TYP
MAX
400
UNITS
kHz
Bus Free Time Between Stop and
Start Conditions
t BUF
1.3
μs
Hold Time (Repeated) Start
Condition
Low Period of SCL
High Period of SCL
t HD:STA
t LOW
t HIGH
(Note 7)
0.6
1.3
0.6
μs
μs
μs
Data Hold Time
Data Setup Time
Start Setup Time
t HD:DAT
t SU:DAT
t SU:STA
0
100
0.6
0.9
μs
ns
μs
SDA and SCL Rise Time
SDA and SCL Fall Time
Stop Setup Time
SDA and SCL Capacitive
Loading
EEPROM Write Time
t R
t F
t SU:STO
C B
t W
(Note 8)
(Note 8)
(Note 8)
(Note 9)
20 +
0.1C B
20 +
0.1C B
0.6
20
300
300
400
30
ns
ns
μs
pF
ms
NONVOLATILE MEMORY CHARACTERISTICS
(V CC = +4.5V to +5.5V)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
EEPROM Write Cycles
+70°C (Note 10)
50,000
Cycles
Note 1: All voltages are referenced to ground, unless otherwise noted. Currents into the IC are positive, out of the IC negative.
Note 2: During fault conditions, the AC-coupled feedback values are allowed to be outside the Absolute Maximum Rating of the
LCM or OVD pin for up to 1 second.
Note 3: Voltage including the DC offset, VDCB.
Note 4: This is the minimum pulse width guaranteed to generate an output burst, which will generate the DS3994’s minimum burst
duty cycle. This duty cycle may be greater than the duty cycle of the PSYNC input. Once the duty cycle of the PSYNC input
is greater than the DS3994’s minimum duty cycle, the output’s duty cycle will track the PSYNC’s duty cycle. Leaving
PSYNC low (0% duty cycle) disables the GAn and GBn outputs in DPWM Slave mode.
Note 5: This is the maximum lamp frequency duty cycle that will be generated at any of the GAn or GBn outputs.
Note 6: I 2 C interface timing shown is for fast-mode (400kHz) operation. This device is also backward compatible with I 2 C stan-
dard-mode timing.
Note 7: After this period, the first clock pulse can be generated.
Note 8: CB—total capacitance allowed on one bus line in picofarads.
Note 9: EEPROM write begins after a stop condition occurs.
Note 10: Guaranteed by design.
4
_____________________________________________________________________
相关PDF资料 |
PDF描述 |
|---|---|
| DS4303R-U+ | IC VREF SERIES ADJ SOT-23-5 |
| DS4510U-5/T&R | IC SUPERVISOR W/NV MEM 5-USOP |
| DS4510U+ | IC SUPERVISOR W/NV MEM 10-USOP |
| DW-16-12-G-D-665 | CONN HEADER 32POS DUAL 2.54MM AU |
| DW-22-12-G-T-670 | CONN HEADER 66POS TRIPLE 2.54MM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS3CC | 制造商:Thomas & Betts 功能描述:30A,MG,CUP CAP |
| DS3DS3801 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS3-LD-015 | 制造商:IDEC CORPORATION 功能描述:957600120 Sensor light grids |
| DS3-LD-030 | 制造商:IDEC CORPORATION 功能描述:957600140 Light grids |
| DS3-LD-045 | 制造商:IDEC CORPORATION 功能描述:957600160 Light grids |
发布紧急采购，3分钟左右您将得到回复。