参数资料
型号: DSP56303AG100
厂商: Freescale Semiconductor
文件页数: 55/108页
文件大小: 0K
描述: IC DSP 24BIT 100MHZ 144-LQFP
特色产品: DSP56303 24-bit Digital Signal Processor
标准包装: 60
系列: DSP563xx
类型: 定点
接口: 主机接口,SSI,SCI
时钟速率: 100MHz
非易失内存: ROM(576 B)
芯片上RAM: 24kB
电压 - 输入/输出: 3.30V
电压 - 核心: 3.30V
工作温度: -40°C ~ 100°C
安装类型: 表面贴装
封装/外壳: 144-LQFP
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
DSP56303 Technical Data, Rev. 11
2-30
Freescale Semiconductor
Specifications
2.5.6
Host Interface Timing
Table 2-16.
Host Interface Timings1,2,12
No.
Characteristic10
Expression
100 MHz
Unit
Min
Max
317
Read data strobe assertion width
5
HACK assertion width
TC + 9.9
19.9
ns
318
Read data strobe deassertion width5
HACK deassertion width
9.9
ns
319
Read data strobe deassertion width5 after “Last Data Register” reads8,11, or
between two consecutive CVR, ICR, or ISR reads3
HACK deassertion width after “Last Data Register” reads
8,11
2.5
× T
C + 6.6
31.6
ns
320
Write data strobe assertion width6
13.2
—ns
321
Write data strobe deassertion width8
HACK write deassertion width
after ICR, CVR and “Last Data Register” writes
after IVR writes, or
after TXH:TXM:TXL writes (with HLEND= 0), or
after TXL:TXM:TXH writes (with HLEND = 1)
2.5
× TC + 6.6
31.8
16.5
ns
322
HAS assertion width
9.9
ns
323
HAS deassertion to data strobe assertion
4
0.0
ns
324
Host data input setup time before write data strobe deassertion6
9.9
ns
325
Host data input hold time after write data strobe deassertion6
3.3
ns
326
Read data strobe assertion to output data active from high impedance
5
HACK assertion to output data active from high impedance
3.3
ns
327
Read data strobe assertion to output data valid5
HACK assertion to output data valid
—24.5
ns
328
Read data strobe deassertion to output data high impedance5
HACK deassertion to output data high impedance
—9.9
ns
329
Output data hold time after read data strobe deassertion
5
Output data hold time after HACK deassertion
3.3
ns
330
HCS assertion to read data strobe deassertion5
TC + 9.9
19.9
ns
331
HCS assertion to write data strobe deassertion
6
9.9
ns
332
HCS assertion to output data valid
—19.3
ns
333
HCS hold time after data strobe deassertion4
0.0
ns
334
Address (HAD[0–7]) setup time before HAS deassertion (HMUX=1)
4.6
ns
335
Address (HAD[0–7]) hold time after HAS deassertion (HMUX=1)
3.3
ns
336
HA[8–10] (HMUX=1), HA[0–2] (HMUX=0), HR/W setup time before data strobe
assertion
4
Read
Write
0
4.6
ns
337
HA[8–10] (HMUX=1), HA[0–2] (HMUX=0), HR/W hold time after data strobe
deassertion4
3.3
ns
338
Delay from read data strobe deassertion to host request assertion for “Last Data
Register” read
5, 7, 8
TC + 5.3
15.3
ns
339
Delay from write data strobe deassertion to host request assertion for “Last Data
Register” write6, 7, 8
1.5
× T
C + 5.3
20.3
ns
相关PDF资料
PDF描述
V300A3V3E264BL3 CONVERTER MOD DC/DC 3.3V 264W
KRM55WR72A156MH01K CAP CER 15UF 100V 20% X7R 2220
VI-B51-CY-F2 CONVERTER MOD DC/DC 12V 50W
MLP2012S4R7M INDUCTOR MULTILAYER 4.7UH 0805
DSPB56374AE IC DSP 24BIT 150MHZ 52-LQFP
相关代理商/技术参数
参数描述
DSP56303AG100B1 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56303AG100R2 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56303EVM 功能描述:数字信号处理器和控制器 - DSP, DSC DSP56303 Eval Kit RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56303EVMCL 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56303EVM DSP56303EVM Kit Contents List
DSP56303EVMUM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56303 EVM Users Manual