参数资料
型号: DSP56303AG100
厂商: Freescale Semiconductor
文件页数: 87/108页
文件大小: 0K
描述: IC DSP 24BIT 100MHZ 144-LQFP
特色产品: DSP56303 24-bit Digital Signal Processor
标准包装: 60
系列: DSP563xx
类型: 定点
接口: 主机接口,SSI,SCI
时钟速率: 100MHz
非易失内存: ROM(576 B)
芯片上RAM: 24kB
电压 - 输入/输出: 3.30V
电压 - 核心: 3.30V
工作温度: -40°C ~ 100°C
安装类型: 表面贴装
封装/外壳: 144-LQFP
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
DSP56303 Technical Data, Rev. 11
1-4
Freescale Semiconductor
Signals/Connections
1.3 Clock
1.4 PLL
1.5 External Memory Expansion Port (Port A)
Note:
When the DSP56303 enters a low-power standby mode (stop or wait), it releases bus mastership and tri-
states the relevant Port A signals: A[0–17], D[0–23], AA0/RAS0AA3/RAS3, RD, WR, BB, CAS.
1.5.1
External Address Bus
Table 1-4.
Clock Signals
Signal Name
Type
State During
Reset
Signal Description
EXTAL
Input
External Clock/Crystal Input—Interfaces the internal crystal oscillator input
to an external crystal or an external clock.
XTAL
Output
Chip-driven
Crystal Output—Connects the internal crystal oscillator output to an external
crystal. If an external clock is used, leave XTAL unconnected.
Table 1-5.
Phase-Locked Loop Signals
Signal Name
Type
State During
Reset
Signal Description
CLKOUT
Output
Chip-driven
Clock Output—Provides an output clock synchronized to the internal core
clock phase.
If the PLL is enabled and both the multiplication and division factors equal one,
then CLKOUT is also synchronized to EXTAL.
If the PLL is disabled, the CLKOUT frequency is half the frequency of EXTAL.
PCAP
Input
PLL Capacitor—An input connecting an off-chip capacitor to the PLL filter.
Connect one capacitor terminal to PCAP and the other terminal to VCCP.
If the PLL is not used, PCAP can be tied to VCC, GND, or left floating.
PINIT
NMI
Input
PLL Initial—During assertion of RESET, the value of PINIT is written into the
PLL enable (PEN) bit of the PLL control (PCTL) register, determining whether
the PLL is enabled or disabled.
Nonmaskable Interrupt—After RESET deassertion and during normal
instruction processing, this Schmitt-trigger input is the negative-edge-triggered
NMI request internally synchronized to CLKOUT.
Note: PINIT/NMI can tolerate 5 V.
Table 1-6.
External Address Bus Signals
Signal Name
Type
State During
Reset, Stop, or
Wait
Signal Description
A[0–17]
Output
Tri-stated
Address Bus—When the DSP is the bus master, A[0–17] are active-high outputs that
specify the address for external program and data memory accesses. Otherwise, the
signals are tri-stated. To minimize power dissipation, A[0–17] do not change state when
external memory spaces are not being accessed.
相关PDF资料
PDF描述
V300A3V3E264BL3 CONVERTER MOD DC/DC 3.3V 264W
KRM55WR72A156MH01K CAP CER 15UF 100V 20% X7R 2220
VI-B51-CY-F2 CONVERTER MOD DC/DC 12V 50W
MLP2012S4R7M INDUCTOR MULTILAYER 4.7UH 0805
DSPB56374AE IC DSP 24BIT 150MHZ 52-LQFP
相关代理商/技术参数
参数描述
DSP56303AG100B1 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56303AG100R2 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56303EVM 功能描述:数字信号处理器和控制器 - DSP, DSC DSP56303 Eval Kit RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56303EVMCL 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56303EVM DSP56303EVM Kit Contents List
DSP56303EVMUM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56303 EVM Users Manual