- 您现在的位置：买卖IC网 > PDF目录295865 > E28F320J5-120 (INTEL CORP) StrataFlash MEMORY TECHNOLOGY 32 AND 64 MBIT PDF资料下载
参数资料
| 型号： | E28F320J5-120 |
| 厂商： | INTEL CORP |
| 元件分类： | PROM |
| 英文描述： | StrataFlash MEMORY TECHNOLOGY 32 AND 64 MBIT |
| 中文描述： | 2M X 16 FLASH 5V PROM, 150 ns, PDSO56 |
| 封装： | 14 X 20 MM, TSOP-56 |
| 文件页数： | 18/51页 |
| 文件大小： | 651K |
| 代理商： | E28F320J5-120 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
28F320J5 and 28F640J5
Datasheet
25
NOTES:
1. A0 is not used in either x8 or x16 modes when obtainingthe identifier codes. The lowest order address line is
A1. Data is always presented on the low byte in x16 mode (upper byte contains 00h).
2. X selects the specific block’s lock configuration code. See Figure 5 for the device identifier code memory
map.
4.4
Read Status Register Command
The status register may be read to determine when a block erase, program, or lock-bit configuration
is complete and whether the operation completed successfully. It may be read at any time by
writing the Read Status Register command. After writing this command, all subsequent read
operations output data from the status register until another valid command is written. The status
register contents are latched on the falling edge of OE# or the first edge of CE0,CE1,or CE2 that
before further reads to update the status register latch. The Read Status Register command
functions independently of the VPEN voltage.RP# canbe VIH or VHH.
During a program, block erase, set lock-bit, or clear lock-bit command sequence, only SR.7 is valid
until the WSM completes or suspends the operation. Device I/O pins DQ0–DQ6 and DQ8–DQ15
are placed in a high-impedance state. When the operation completes or suspends (check status
register bit 7), all contents of the status register are valid when read.
4.5
Clear Status Register Command
Status register bits SR.5, SR.4, SR.3, and SR.1 are set to “1”s by the WSM and can only be reset by
the Clear Status Register command. These bits indicate various failure conditions (see Table 16).
By allowing system software to reset these bits, several operations (such as cumulatively erasing or
locking multiple blocks or writing several bytes in sequence) may be performed. The status register
may be polled to determine if an error occurred during the sequence.
To clear the status register, the Clear Status Register command (50H) is written. It functions
independently of the applied VPEN voltage. RP# can be VIH or VHH. The Clear Status Register
command is only valid when the WSM is off or the device is suspended.
Table 14. Identifier Codes
Code
Address(1)
Data
Manufacture Code
00000
(00) 89
Device Code
32-Mbit
00001
(00) 14
64-Mbit
00001
(00) 15
Block Lock Configuration
X
0002(2)
BlockIsUnlocked
DQ0 =0
BlockIsLocked
DQ0 =1
Reserved for Future Use
DQ1–7
Master Lock Configuration
00003
Device Is Unlocked
DQ0 =0
Device Is Locked
DQ0 =1
Reserved for Future Use
DQ1–7
相关PDF资料 |
PDF描述 |
|---|---|
| E28F400BX-B120 | 4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY |
| E28F400BX-B60 | ACTUATOR, SWITCH, ROUND, MOMENTARY; Approval Bodies:BEAB, VDE, UL, CSA; Diameter, external:29mm; IP rating:65; Operations, mechanical No. of:1000000; Temp, op. max:85(degree C); Temp, op. min:-20(degree C) RoHS Compliant: Yes |
| E28F400BX-B80 | 4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY |
| E28F400BX-T120 | 4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY |
| E28F004BX-T120 | OSC 5V SMT PLAS 14X9 CMOS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| E28F320J5A-120 | 制造商:Intel 功能描述: |
| E28F320S5-110 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY |
| E28F320S5-90 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY |
| E28F400B5B60 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| E28F400B5B80 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述: |
发布紧急采购，3分钟左右您将得到回复。