参数资料
型号: E28F320J5-120
厂商: INTEL CORP
元件分类: PROM
英文描述: StrataFlash MEMORY TECHNOLOGY 32 AND 64 MBIT
中文描述: 2M X 16 FLASH 5V PROM, 150 ns, PDSO56
封装: 14 X 20 MM, TSOP-56
文件页数: 3/51页
文件大小: 651K
代理商: E28F320J5-120
28F320J5 and 28F640J5
Datasheet
11
2.0
Principles of Operation
The Intel StrataFlash memory devices include an on-chip WSM to manage block erase, program,
and lock-bit configuration functions. It allows for 100% TTL-level control inputs, fixed power
supplies during block erasure, program, lock-bit configuration, and minimal processor overhead
with RAM-like interface timings.
After initial device power-up or return from reset/power-down mode (see Bus Operations), the
device defaults to read array mode. Manipulation of external memory control pins allows array
read, standby, and output disable operations.
Read array, status register, query, and identifier codes can be accessed through the CUI (Command
User Interface) independent of the VPEN voltage. VPENH on VPEN enables successful block
erasure, programming, and lock-bit configuration. All functions associated with altering memory
contents—block erase, program, lock-bit configuration—are accessed via the CUI and verified
through the status register.
Commands are written using standard micro-processor write timings. The CUI contents serve as
input to the WSM, which controls the block erase, program, and lock-bit configuration. The
internal algorithms are regulated by the WSM, including pulse repetition, internal verification, and
margining of data. Addresses and data are internally latched during program cycles.
Interface software that initiates and polls progress of block erase, program, and lock-bit
configuration can be stored in any block. This code is copied to and executed from system RAM
during flash memory updates. After successful completion, reads are again possible via the Read
Array command. Block erase suspend allows system software to suspend a block erase to read or
program data from/to any other block.
2.1
Data Protection
Depending on the application, the system designer may choose to make the VPEN switchable
(available only when memory block erases, programs, or lock-bit configurations are required) or
hardwired to VPENH. The device accommodates either design practice and encourages
optimization of the processor-memory interface.
When VPEN ≤ VPENLK, memory contents cannot be altered. The CUI’s two-step block erase, byte/
word program, and lock-bit configuration command sequences provide protection from unwanted
operations even when VPENH is applied to VPEN. All program functions are disabled when VCC is
below the write lockout voltage VLKO or when RP# is VIL. The device’s block locking capability
provides additional protection from inadvertent code or data alteration by gating erase and program
operations.
相关PDF资料
PDF描述
E28F400BX-B120 4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY
E28F400BX-B60 ACTUATOR, SWITCH, ROUND, MOMENTARY; Approval Bodies:BEAB, VDE, UL, CSA; Diameter, external:29mm; IP rating:65; Operations, mechanical No. of:1000000; Temp, op. max:85(degree C); Temp, op. min:-20(degree C) RoHS Compliant: Yes
E28F400BX-B80 4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY
E28F400BX-T120 4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY
E28F004BX-T120 OSC 5V SMT PLAS 14X9 CMOS
相关代理商/技术参数
参数描述
E28F320J5A-120 制造商:Intel 功能描述:
E28F320S5-110 制造商:INTEL 制造商全称:Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY
E28F320S5-90 制造商:INTEL 制造商全称:Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY
E28F400B5B60 制造商:INTEL 制造商全称:Intel Corporation 功能描述:SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT
E28F400B5B80 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述: