Altera Corporation
9
Preliminary Information
APEX 20K Programmable Logic Device Family Data Sheet
MegaLAB Structure
APEX 20K devices are constructed from a series of MegaLAB structures.
Each MegaLAB structure contains 16 logic array blocks (LABs), one ESB,
and a MegaLAB interconnect, which routes signals within the MegaLAB
structure. In the EP10K1000E and EP10K1500E device, MegaLAB
structures contain 24 LABs. Signals are routed between MegaLAB
structures and I/O pins via the FastTrack Interconnect. In addition, edge
LABs can drive I/O pins through the local interconnect.
Figure 2 shows
the MegaLAB structure.
Figure 2. MegaLAB Structure
Logic Array Block
Each LAB consists of 10 LEs, the LEs’ associated carry and cascade chains,
LAB control signals, and the local interconnect. The local interconnect
transfers signals between LEs in the same or adjacent LABs, IOEs, or ESBs.
The Quartus Compiler places associated logic within an LAB or adjacent
LABs, allowing the use of a fast local interconnect for high performance.
APEX 20K devices use an interleaved LAB structure. This structure allows
each LE to drive two local interconnect areas. This feature minimizes use
of the MegaLAB and FastTrack interconnect, providing higher
performance and flexibility. Each LE can drive 29 other LEs through the
fast local interconnect.
ESB
MegaLAB Interconnect
Local
Interconnect
To Adjacent
LAB or IOEs
LABs
LE1
LE2
LE3
LE4
LE5
LE6
LE7
LE8
LE9
LE10
LE1
LE2
LE3
LE4
LE5
LE6
LE7
LE8
LE9
LE10
LE1
LE2
LE3
LE4
LE5
LE6
LE7
LE8
LE9
LE10