参数资料
型号: EP20K100EQC240-3N
厂商: Altera
文件页数: 28/117页
文件大小: 0K
描述: IC APEX 20KE FPGA 100K 240-PQFP
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 24
系列: APEX-20K®
LAB/CLB数: 416
逻辑元件/单元数: 4160
RAM 位总计: 53248
输入/输出数: 183
门数: 263000
电源电压: 1.71 V ~ 1.89 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 240-BFQFP
供应商设备封装: 240-PQFP(32x32)
18
Altera Corporation
APEX 20K Programmable Logic Device Family Data Sheet
Figure 8. APEX 20K LE Operating Modes
Notes to Figure 8:
(1)
LEs in normal mode support register packing.
(2)
There are two LAB-wide clock enables per LAB.
(3)
When using the carry-in in normal mode, the packed register feature is unavailable.
(4)
A register feedback multiplexer is available on LE1 of each LAB.
(5)
The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for
LEs other than the second LE in an LAB.
(6)
The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB.
PRN
CLRN
DQ
4-Input
LUT
Carry-In
(3)
Cascade-Out
Cascade-In
LE-Out
Normal Mode (1)
PRN
CLRN
DQ
Cascade-Out
Cascade-In
3-Input
LUT
Carry-In
3-Input
LUT
Carry-Out
Arithmetic Mode
Counter Mode
data1
(5)
data2
(5)
PRN
CLRN
DQ
Carry-In
LUT
3-Input
LUT
Carry-Out
data3 (data)
Cascade-Out
Cascade-In
LAB-Wide
Synchronous
Load
(6)
LAB-Wide
Synchronous
Clear
(6)
(4)
LE-Out
ENA
LAB-Wide
Clock Enable
(2)
ENA
LAB-Wide
Clock Enable
(2)
ENA
LAB-Wide
Clock Enable
(2)
data1
data2
data1
data2
data3
data4
相关PDF资料
PDF描述
EP20K100EQC240-3 IC APEX 20KE FPGA 100K 240-PQFP
EP1K50FC484-1N IC ACEX 1K FPGA 50K 484-FBGA
EP1K50FC484-1 IC ACEX 1K FPGA 50K 484-FBGA
HMC43DRXN CONN EDGECARD 86POS DIP .100 SLD
HMC43DRXH CONN EDGECARD 86POS DIP .100 SLD
相关代理商/技术参数
参数描述
EP20K100EQI208-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100EQI208-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100EQI208-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100EQI240-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100EQI240-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA