参数资料
型号: EP20K100EQC240-3N
厂商: Altera
文件页数: 56/117页
文件大小: 0K
描述: IC APEX 20KE FPGA 100K 240-PQFP
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 24
系列: APEX-20K®
LAB/CLB数: 416
逻辑元件/单元数: 4160
RAM 位总计: 53248
输入/输出数: 183
门数: 263000
电源电压: 1.71 V ~ 1.89 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 240-BFQFP
供应商设备封装: 240-PQFP(32x32)
Altera Corporation
43
APEX 20K Programmable Logic Device Family Data Sheet
Figure 28 shows how a column IOE connects to the interconnect.
Figure 28. Column IOE Connection to the Interconnect
Dedicated Fast I/O Pins
APEX 20KE devices incorporate an enhancement to support bidirectional
pins with high internal fanout such as PCI control signals. These pins are
called Dedicated Fast I/O pins (FAST1, FAST2, FAST3, and FAST4) and
replace dedicated inputs. These pins can be used for fast clock, clear, or
high fanout logic signal distribution. They also can drive out. The
Dedicated Fast I/O pin data output and tri-state control are driven by
local interconnect from the adjacent MegaLAB for high speed.
Row Interconnect
Column Interconnect
Each IOE can drive column interconnect. In APEX 20KE devices,
IOEs can also drive FastRow interconnect. Each IOE data
and OE signal is driven by local interconnect.
Any LE or ESB can drive
a column pin through a
row, column, and MegaLAB
interconnect.
IOE
LAB
An LE or ESB can drive a
pin through a local
interconnect for faster
clock-to-output times.
MegaLAB Interconnect
相关PDF资料
PDF描述
EP20K100EQC240-3 IC APEX 20KE FPGA 100K 240-PQFP
EP1K50FC484-1N IC ACEX 1K FPGA 50K 484-FBGA
EP1K50FC484-1 IC ACEX 1K FPGA 50K 484-FBGA
HMC43DRXN CONN EDGECARD 86POS DIP .100 SLD
HMC43DRXH CONN EDGECARD 86POS DIP .100 SLD
相关代理商/技术参数
参数描述
EP20K100EQI208-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100EQI208-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100EQI208-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100EQI240-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100EQI240-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA