参数资料
型号: EP20K100EQC240-3N
厂商: Altera
文件页数: 32/117页
文件大小: 0K
描述: IC APEX 20KE FPGA 100K 240-PQFP
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 24
系列: APEX-20K®
LAB/CLB数: 416
逻辑元件/单元数: 4160
RAM 位总计: 53248
输入/输出数: 183
门数: 263000
电源电压: 1.71 V ~ 1.89 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 240-BFQFP
供应商设备封装: 240-PQFP(32x32)
Altera Corporation
21
APEX 20K Programmable Logic Device Family Data Sheet
Figure 9. APEX 20K Interconnect Structure
A row line can be driven directly by LEs, IOEs, or ESBs in that row.
Further, a column line can drive a row line, allowing an LE, IOE, or ESB to
drive elements in a different row via the column and row interconnect.
The row interconnect drives the MegaLAB interconnect to drive LEs,
IOEs, or ESBs in a particular MegaLAB structure.
A column line can be directly driven by LEs, IOEs, or ESBs in that column.
A column line on a device’s left or right edge can also be driven by row
IOEs. The column line is used to route signals from one row to another. A
column line can drive a row line; it can also drive the MegaLAB
interconnect directly, allowing faster connections between rows.
Figure 10 shows how the FastTrack Interconnect uses the local
interconnect to drive LEs within MegaLAB structures.
MegaLAB
I/O
MegaLAB
I/O
MegaLAB
I/O
Column
Interconnect
Column
Interconnect
Row
Interconnect
相关PDF资料
PDF描述
EP20K100EQC240-3 IC APEX 20KE FPGA 100K 240-PQFP
EP1K50FC484-1N IC ACEX 1K FPGA 50K 484-FBGA
EP1K50FC484-1 IC ACEX 1K FPGA 50K 484-FBGA
HMC43DRXN CONN EDGECARD 86POS DIP .100 SLD
HMC43DRXH CONN EDGECARD 86POS DIP .100 SLD
相关代理商/技术参数
参数描述
EP20K100EQI208-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100EQI208-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100EQI208-3ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100EQI240-1ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA
EP20K100EQI240-2ES 制造商:未知厂家 制造商全称:未知厂家 功能描述:FPGA