参数资料
型号: EP2AGX65DF29I3N
厂商: Altera
文件页数: 58/90页
文件大小: 0K
描述: IC ARRIA II GX FPGA 65K 780FBGA
产品培训模块: Three Reasons to Use FPGA's in Industrial Designs
标准包装: 4
系列: Arria II GX
LAB/CLB数: 2530
逻辑元件/单元数: 60214
RAM 位总计: 5371904
输入/输出数: 364
电源电压: 0.87 V ~ 0.93 V
安装类型: 表面贴装
工作温度: -40°C ~ 100°C
封装/外壳: 780-BBGA
供应商设备封装: 780-FBGA(29x29)
其它名称: 544-2702
Chapter 1: Device Datasheet for Arria II Devices
1–53
Switching Characteristics
December 2013
Altera Corporation
Core Performance Specifications for the Arria II Device Family
This section describes the clock tree, phase-locked loop (PLL), digital signal
processing (DSP), embedded memory, configuration, and JTAG specifications for
Arria II GX and GZ devices.
Clock Tree Specifications
Table 1–42 lists the clock tree specifications for Arria II GX devices.
Table 1–43 lists the clock tree specifications for Arria II GZ devices.
PLL Specifications
Table 1–44 lists the PLL specifications for Arria II GX devices.
Table 1–42. Clock Tree Performance for Arria II GX Devices
Clock Network
Performance
Unit
I3, C4
C5,I5
C6
GCLK and RCLK
500
400
MHz
PCLK
420
350
280
MHz
Table 1–43. Clock Tree Performance for Arria II GZ Devices
Clock Network
Performance
Unit
–C3 and –I3
–C4 and –I4
GCLK and RCLK
700
500
MHz
PCLK
500
450
MHz
Table 1–44. PLL Specifications for Arria II GX Devices (Part 1 of 3)
Symbol
Description
Min
Typ
Max
Unit
fIN
Input clock frequency (from clock input pins residing in
right/top/bottom banks) (–4 Speed Grade)
5
670 (1)
MHz
Input clock frequency (from clock input pins residing in
right/top/bottom banks) (–5 Speed Grade)
5
622 (1)
MHz
Input clock frequency (from clock input pins residing in
right/top/bottom banks) (–6 Speed Grade)
5
500 (1)
MHz
fINPFD
Input frequency to the PFD
5
325
MHz
fVCO
PLL VCO operating Range (2)
600
1,400
MHz
fINDUTY
Input clock duty cycle
40
60
%
fEINDUTY
External feedback clock input duty cycle
40
60
%
tINCCJ (3),
Input clock cycle-to-cycle jitter (Frequency
100 MHz)
0.15
UI (p–p)
Input clock cycle-to-cycle jitter (Frequency
100 MHz)
±750
ps (p–p)
相关PDF资料
PDF描述
1571650-5 CONN PLUG 9POS SLD CUP 20AWG
TAJD108M004RNJ CAP TANT 1000UF 4V 20% 2917
ASC28DRAH CONN EDGECARD 56POS .100 R/A DIP
VJ1206A200JBBAT4X CAP CER 20PF 100V 5% NP0 1206
EP2S30F672I4N IC STRATIX II FPGA 30K 672-FBGA
相关代理商/技术参数
参数描述
EP2AGX65DF29I5 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 2530 LABs 364 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP2AGX65DF29I5N 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 2530 LABs 364 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP2AGX95DF25C4 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 3747 LABs 260 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP2AGX95DF25C4N 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 3747 LABs 260 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
EP2AGX95DF25C5 功能描述:FPGA - 现场可编程门阵列 FPGA - Arria II GX 3747 LABs 260 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256