- 您现在的位置：买卖IC网 > PDF目录362744 > EPF6024A (Altera Corporation) Programmable Logic Device Family(FLEX6000可编程逻辑系列器件) PDF资料下载
参数资料
| 型号： | EPF6024A |
| 厂商： | Altera Corporation |
| 英文描述： | Programmable Logic Device Family(FLEX6000可编程逻辑系列器件) |
| 中文描述： | 可编程逻辑器件系列（FLEX6000可编程逻辑系列器件） |
| 文件页数： | 8/21页 |
| 文件大小： | 241K |
| 代理商： | EPF6024A |
926
Altera Corporation
AN 92: Understanding FLEX 6000 Timing
t
OUTCO
Clock-to-output delay with global clock with LE
register using a FastFLEX
I/O pin. The delay from
when a rising edge is applied to the global clock pin
to the time the data appears at the FastFLEX I/O pin.
A FastFLEX I/O pin is a row or column output pin
that receives its data signals from the adjacent local
interconnect driven by an adjacent LE.
t
ODH
Output data hold time after clock. The minimum time
a registered output pin will remain at its previous
value after a rising edge is applied to the clock input
pin. This parameter applies for both global and non-
global clocking of LE registers.
FLEX 6000
Timing Model
Timing models are simplified block diagrams that illustrate the
propagation delays through Altera devices. Logic can be implemented
on different paths. You can trace the actual paths used in your device by
examining the equations listed in the MAX+PLUS II Report File (
.rpt
) for
the project. Add the appropriate internal timing parameters to calculate
the approximate propagation delays through the device. However, the
MAX+PLUS II Timing Analyzer provides the most accurate timing
information.
Figure 1
shows the FLEX 6000 timing model.
相关PDF资料 |
PDF描述 |
|---|---|
| EPF6016 | Programmable Logic Device Family(FLEX6000可编程逻辑系列器件) |
| EPF6016A | Programmable Logic Device Family(FLEX6000可编程逻辑系列器件) |
| EPF8025G | 10Base-T Interface Module with Enhanced Common Mode Attenuation |
| EPE6313SE | 10Base-T Interface Module with Enhanced Common Mode Attenuation |
| EPE6333G | 10Base-T Interface Module with Enhanced Common Mode Attenuation |
相关代理商/技术参数 |
参数描述 |
|---|---|
| EPF6024ABC256-1 | 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 6000 196 LABs 218 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EPF6024ABC256-2 | 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 6000 196 LABs 218 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EPF6024ABC256-2N | 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 6000 196 LABs 218 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EPF6024ABC256-3 | 功能描述:FPGA - 现场可编程门阵列 FPGA - Flex 6000 196 LABs 218 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| EPF6024ABC256-3N | 制造商:Altera Corporation 功能描述:FPGA FLEX 6000 Family 24K Gates 1960 Cells 142.86MHz CMOS Technology 3.3V 256-Pin BGA 制造商:Altera Corporation 功能描述:FPGA FLEX 6000 Family 24K Gates 1960 Cells 142.86MHz 0.42um Technology 3.3V 256-Pin BGA |
发布紧急采购，3分钟左右您将得到回复。