参数资料
型号: EVAL-AD7730LEBZ
厂商: Analog Devices Inc
文件页数: 11/53页
文件大小: 0K
描述: BOARD EVALUATION FOR AD7730
标准包装: 1
ADC 的数量: 1
位数: 24
采样率(每秒): 600
数据接口: 串行
输入范围: ±80 mV
在以下条件下的电源(标准): 125mW @ 600SPS
工作温度: -40°C ~ 85°C
已用 IC / 零件: AD7730
已供物品: 板,CD
相关产品: AD7730LBRUZ-ND - IC ADC TRANSDUCER BRIDGE 24TSSOP
AD7730LBRZ-ND - IC ADC TRANSDUCER BRIDGE 24SOIC
AD7730LBRUZ-REEL7-ND - IC ADC TRANSDUCER BRIDGE 24TSSOP
AD7730LBRZ-REEL-ND - IC ADC TRANSDUCER BRIDGE 24SOIC
AD7730LBRUZ-REEL-ND - IC ADC TRANSDUCER BRIDGE 24TSSOP
AD7730BRUZ-REEL7-ND - IC ADC BRIDGE TRANSDUCER 24TSSOP
AD7730BRUZ-REEL-ND - IC ADC BRIDGE TRANSDUCER 24TSSOP
AD7730BRUZ-ND - IC ADC TRANSDUCER BRIDGE 24TSSOP
AD7730BNZ-ND - IC ADC TRANSDUCER BRIDGE 24-DIP
AD7730BRZ-REEL7TR-ND - IC ADC BRDGE TRANSDCR 24SOIC TR
更多...
AD7730/AD7730L
–19–
Table XV. SF Ranges
CHOP
SKIP
SF Range
Output Update Rate Range (Assuming 4.9152 MHz Clock)
0
2048 to 150
150 Hz to 2.048 kHz
1
0
2048 to 75
50 Hz to 1.365 kHz
0
1
2048 to 40
150 Hz to 7.6 kHz
1
2048 to 20
50 Hz to 5.12 kHz
Bit
Location
Mnemonic
Description
FR11–FR10
ZERO
A zero must be written to these bits to ensure correct operation of the AD7730.
FR9
SKIP
FIR Filter Skip Bit. With a 0 in this bit, the AD7730 performs two stages of filtering before
shipping a result out of the filter. The first is a sinc3 filter followed by a 22-tap FIR filter. With a
1 in this bit, the FIR filter on the part is bypassed and the output of the sinc3 is fed directly
as the output result of the AD7730’s filter (see Filter Architecture for more details on the filter
implementation).
FR8
FAST
FASTStep Mode Enable Bit. A 1 in this bit enables the FASTStep mode on the AD7730. In
this mode, if a step change on the input is detected, the FIR calculation portion of the filter is
suspended and replaced by a simple moving average on the output of the sinc3 filter. Initially,
two outputs from the sinc3 filter are used to calculate an AD7730 output. The number of sinc3
outputs used to calculate the moving average output is increased (from 2 to 4 to 8 to 16) until
the
STDY bit goes low. When the FIR filter has fully settled after a step, the STDY bit will
become active and the FIR filter is switched back into the processing loop (see Filter Architec-
ture section for more details on the FASTStep mode).
FR7–FR6
ZERO
A zero must be written to these bits to ensure correct operation of the AD7730.
FR5
AC
AC Excitation Bit. If the signal source to the AD7730 is ac-excited, a 1 must be placed in this
bit. For dc-excited inputs, this bit must be 0. The ac bit has no effect if CHP is 0. With the ac
bit at 1, the AD7730 assumes that the voltage at the AIN(+)/AIN(–) and REF IN(+)/REF IN(–)
input terminals are reversed on alternate input sampling cycles (i.e. chopped). Note that when
the AD7730 is performing internal zero-scale or full-scale calibrations, the ac bit is treated as a
0, i.e., the device performs these self-calibrations with dc excitation.
FR4
CHP
Chop Enable Bit. This bit determines if the chopping mode on the part is enabled. A 1 in this
bit location enables chopping on the part. When the chop mode is enabled, the part is effectively
chopped at its input and output to remove all offset and offset drift errors on the part. If offset
performance with time and temperature are important parameters in the design, it is recom-
mended that the user enable chopping on the part. If the input signal is dc-excited, the user has
the option of operating the part in either chop or nonchop mode. If the input signal is ac-excited,
both the ac bit and the CHP bit must be set to 1. The chop rate on the ACX and
ACX signals is
one half of the programmed output rate of the part and thus the chopping frequency varies with
the programmed output rate.
FR3–FR0
DL3–DL0
Delay Selection Bits. These four bits program the delay (in modulator cycles) to be inserted after
each chop edge when the CHP bit is 1. One modulator cycle is MCLK IN/16 and is 3.25
μs at
MCLK IN = 4.9152 MHz. A delay should only be required when in ac mode. Its purpose is to
cater for external delays between the switching signals (ACX and
ACX) and when the analog
inputs are actually switched and settled. During the specified number of cycles (between 0 and
15), the modulator is held in reset and the filter does not accept any inputs. If CHP = 1, the
output rate is (MCLK IN/ 16
× (DL + 3 × SF) where DL is the value loaded to bits DL0–DL3.
The chop rate is always one half of the output rate. This chop period takes into account the
programmed delay and the fact that the sinc3 filter must settle every chop cycle. With CHP = 0,
the output rate is 1/SF.
REV. B
相关PDF资料
PDF描述
EBC20DRTN-S93 CONN EDGECARD 40POS DIP .100 SLD
RGM06DTKN-S288 CONN EDGECARD 12POS .156 EXTEND
EBC20DRTH-S93 CONN EDGECARD 40POS DIP .100 SLD
PCMC133E-1R0MF COIL 1.0 UH POWER CHOKE 20% SMD
RYM06DTKH-S288 CONN EDGECARD 12POS .156 EXTEND
相关代理商/技术参数
参数描述
EVAL-AD7731EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD7731EBZ 功能描述:BOARD EVALUATION FOR AD7731 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7732EB 制造商:Analog Devices 功能描述:2-CHANNEL, ??10 V INPUT RANGE, HIGH THROUGHPUT, 24-BIT ADC
EVAL-AD7732EBZ 功能描述:BOARD EVAL FOR AD7732 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件
EVAL-AD7734EBZ 功能描述:BOARD EVALUATION FOR AD7734 RoHS:是 类别:编程器,开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率(每秒):94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源(标准):- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,软件